Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
Posedge's Low Power SoC Communications Subsystem IP Delivers Superior Network Performance and Enhanced Security
Update: Posedge Inc. has been acquired by Imagination Technologies Group plc (August 2013)
New White Paper Highlights How Silicon Integration Delivers Dramatic Improvements and Maintains Interoperability
Sunnyvale, CA -- June 14, 2010 -- Posedge Inc, a semiconductor intellectual property solutions provider, announced the availability of a new white paper which discusses the performance and security challenges associated with Internet connectivity today and the up to 10 times improvements in network performance and enhanced security that are achievable using an SoC communications subsystem IP approach.
The white paper highlights that the massive amount of software and hardware being deployed in support of the growing use of the Internet, and the multitude of vendors providing components for the OSI Layers, now makes it extremely difficult to achieve both performance and security improvements and maintain interoperability.
Posedge offers communications subsystem IP solutions, or hardware and software combinations, which provide system level functions for System on Chip (SoC) OSI Layer 2-4 support. Silicon based subsystems deliver the flexibility that ensures SoC developers can improve network performance and enhance security while maintaining interoperability. Optimal integration also significantly lowers the overall power consumption required to operate the communications connections. Posedge’s communications subsystem IP has proven to be more economical when compared to the development costs for engineering similar solutions using in-house resources.
“The emergence of subsystems as semiconductor intellectual property is vital to continuing desirable economics for both semiconductor vendors and their system customers.” says Rich Wawrzyniak, Senior Analyst, Semico Research. “No where is this more evident right now than in communications. The wide range of protocols and layers that must be supported creates enormous interoperability complexities. Consolidating components is a good way to facilitate visible system level improvements while streamlining the interoperability challenges”.
Posedge partitions the communications system functions into a subsystem separate from the other system functions. This decoupling leads to architectures that are optimized for small footprints and low power. Mixing and matching protocols in software that operates on top of the hardware enables a wider range of protocol support using common hardware which promotes high reuse. Posedge also offers consulting services to help with specification development and implementation, further reducing the need for specialized communications expertise to execute a silicon design.
The white paper is available for download at www.posedge.com
About Posedge
Posedge Inc. (www.posedge.com), headquartered in Sunnyvale, CA, USA, is a leading supplier of Wired and Wireless Secure Networking Semiconductor Intellectual Property (“IP”) solutions for SoC/FPGAs. Posedge’s highly differentiated product portfolio includes Multi-Gigabit Layer2+ Switch, 10 Gbps MACsec engine, TCP Offload Engine, IPSEC Protocol Processor, Multi-Gigabit Routing Processor in addition to SoC Solutions such as SD / SDIO, Flash and Bus Protocols. Posedge’s Semiconductor “IP” and designs services have been used by semiconductor vendors including: AMD, AMCC, Broadcom, Maxim, and Texas Instruments.
|
Posedge Hot IP
Related News
- Andes Technology's N25F RISC-V Processor Enables Superior Performance And Low Power For Phison's X1 Enterprise SSD Controller
- OpenFive Licenses Flex Logix's eFPGA to Develop a Low Power Communications SoC Requiring a Large eFPGA
- Synopsys' New DesignWare Sensor and Control IP Subsystem Delivers Ultra Low Power Sensor and Control Processing for SoCs
- Key ASIC Launches ASIC & SoC Design-to-Manufacture Services for Communications and Consumer Electronics Applications; Company Specializes in High Performance, Low Power Mixed-Signal and Digital Design
- Flex Logix Joins Intel Foundry Services Accelerator IP Alliance to Enable Fast, Low Power, Reconfigurable SoC's
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |