English
PCI Express 3.0 delayed until 2011
Interim release addresses issues with 8 GHz spec
Rick Merritt, EETimes
(06/23/2010 3:42 PM EDT)
SAN JOSE, Calif. — Pushing the widely used PCI Express interconnect to the next big speed level has proved harder than anticipated.
The PCI Special Interest Group recently released an interim 0.71 version of the PCI Express 3.0 specification that supports up to 8 GigaTransfers/second. The PCI SIG aims to start testing products for compliance in early 2011, about a year later than originally anticipated.
The new speed grade will be needed to support adapter cards for the 40 and 100 Gbit/s Ethernet standard recently approved by the IEEE. It will also be used for high-end graphics cards, next-generation Infiniband interconnects, flash drives and other applications that demand high throughput.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Search Verification IP
Related News
- Northwest Logic's PCI Express 3.0 Solution passes PCI-SIG PCIe 3.0 Compliance Testing at First Official PCIe 3.0 Compliance Workshop
- Cadence Demonstrates PCI Express 3.0 Offering at 2011 PCI-SIG Developers Conference
- PLDA Furthers Its PCIe Industry Leadership with the Introduction of the World's First PCI Express 3.0-Based IP for ASIC and FPGA
- PLDA and M31 Announce a Compliant PCI Express 3.0 Solution Including PLDA's XpressRICH3 Controller and M31's PHY IP for the TSMC 28HPC+ Process Node at 8 GT/s
- Mobiveil's GPEX PCI Express 3.0 IP Passes PCI-SIG PCIe 3.0 Compliance Testing
Breaking News
- Cadence Reports First Quarter 2024 Financial Results
- Rambus Advances AI 2.0 with GDDR7 Memory Controller IP
- Faraday Reports First Quarter 2024 Results
- RAAAM Memory Technologies Closes $4M Seed Round to Commercialize Super Cost Effective On-Chip Memory Solutions
- Alphawave Semi Audited Results for the Year Ended 31 December 2023
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Faraday Partners with Arm to Innovate AI-driven Vehicle ASICs
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows