DOLPHIN Integration upgrades SLED and SMASH delivering block-busting innovation
Grenoble, France, July 2, 2010. Last week, Dolphin Integration delivered block-busting upgrades of their schematic editor SLED optimized with their multi-domain simulator SMASH.
SLED 1.6 provides the means for logic and analog designers to easily and graphically assemble multi-level and multi-domain designs. Handling the disciplines of pins has been integrated into the symbol editor in order to deliver straightforward and secure multi-domain schematic editing with built-in multi-language netlisting in SPICE, HDL and HDL-AMS. Discipline handling prepares the extension with automatic design checking to ensure that only compatible pins are interconnected, such as but not limited to, multi-domain designs which mix mechanical and electrical signals, multi-voltage designs mixing 3.3V and 1.8V signals, etc.
A specific highlight has also been focused on enhancing teamwork awareness with the possibility to share configurations of Design Rule Checkers and to automatically detect external modifications in a design.
SMASH 5.15 benefits from major improvements in terms of speed and language compliance, principally for Verilog and Verilog-A descriptions in addition to SPICE.
In conformance with previous announcement, this release offers the capability to perform template-based equivalence checking. Designers can either check that the implementation of an analog block matches its specification, or that a behavioral analog model of a block is equivalent to its implementation. This functionality can also be used for verifying integration rules such as the Jitter characteristics of a PLL, or the SNR of a CODEC.
For more information on the new features, feel free to download the presentation sheets of SLED 1.6 and SMASH 5.15 or contact Nathalie Dufayard at solutions@dolphin-integration.com
The free discovery options are available for download at: http://www.dolphin.fr/eda
About Dolphin Integration
Dolphin Integration is up to their charter as the most adaptive and lasting creator in the Microelectronics Design Industry to "enable mixed signal Systems-on-Chip". It stars a quality management stimulating reactivity for innovation as well as independence and partnerships with Foundries. Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components. The strategy is to follow product launches with evolutions addressing future needs, emphasizing resilience to noise and drastic reductions of power-consumption at SoC level, thanks to their own missing EDA solutions enabling Integration Hardware Modeling (IHM) and Application Hardware Modeling (AHM) as well as early Power and Noise assessment, plus engineering assistance for Risk Control.
|
Dolphin Design Hot IP
Related News
- Dolphin Integration accelerates its Mixed-Signal Front-End Design Solutions
- Dolphin Integration announces the availability in September 2007 of Third Generation Schematic Link EDitor, named SLED
- DOLPHIN Integration and TexEDA Design announce their cooperation, delivering a complete and attractive EDA flow embedding SMASH as LaySim into LayTools
- TÜV NORD - IFM and Dolphin Integration announce their partnership for VHDL-AMS modeling and verification with SLED and SMASH
- Dolphin Integration breakthrough innovation for TSMC 180 nm BCD Gen 2 process: Up to 30% savings in silicon area with the new SpRAM RHEA
Breaking News
- EnSilica chassis control ASIC for premium automotive brand enters mass production
- Vidatronic Announces Power Management IP Now Certified on Globalfoundries' 22FDX® Platform for IoT Applications
- Synopsys and Arm Strengthen Partnership to Advance Next-Gen Mobile SoCs for Arm's Total Compute Solutions
- Arm Total Compute Solutions redefine visual experiences and supercharge mobile gaming
- Cadence and Intel Foundry Services Collaborate to Accelerate Innovation with Scalable and Proven Cadence Cloud Solutions
Most Popular
- CFX announces commercial availability of anti-fuse OTP technology on 90nm CIS process
- Flex Logix Hires Barrie Mullins as Vice President of Product Management
- Flex Logix and CEVA Announce First Working Silicon of a DSP with Embedded FPGA to Allow a Flexible/Changeable ISA
- SiFive Expands Global Operations, Opens UK R&D Center in Cambridge
- UMC, eMemory, and PUFsecurity Announce Successful Silicon-Proven Secure Embedded Flash IP
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |