Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
CEA-Leti Unveils Low-Power Reconfigurable Multicore Chip For Software-Defined Radio and Cognitive Radio
GRENOBLE, France – July 22, 2010 – CEA-Leti announced today that it has developed a digital baseband circuit for software-defined-radio and cognitive-radio applications that features less than 50 microseconds (µs) for full reconfiguration and multi-applications support.
The MAGALI chip, developed for fourth-generation mobile phones, is based on CEA-Leti’s powerful mesh asynchronous network-on-chip (ANOC) infrastructure delivering 2.2GB/s/link. The chip includes 23 integrated processors dedicated to signal processing and bit-level processing associated with an ARM1176 processor for medium access control.
The most powerful innovations have been made on the reconfiguration side. For the first time, a full baseband circuit can be reconfigured in less than 50µs (maximum time), while typical test cases show a 4µs reconfiguration-time (average time observed). Moreover, a multi-application support allows the sharing of the computing units between two radio access technologies (RATs). These two features make MAGALI particularly relevant to software-defined-radio and cognitive-radio applications.
Power management has been a major optimization goal during the development of this chip. Based on the unique ANOC technology, 23 frequency islands can be programmed dynamically to ensure the best performance-versus-energy ratio. As a result, the circuit exhibits less than 500 mW for up to 40 giga operations per second (GOPS) performance, which is one of the best power efficiency measurements reported for a chip with a high level of flexibility.
MAGALI has been tested on a 3GPP-LTE application, delivering 50Mbits/s on a 4x2 MIMO scheme. It is integrated at present in a prototyping board used in two major European ICT projects, BEFEMTO www.ict-befemto.eu/ and ARTIST4G https://ict-artist4g.eu/
CEA-Leti presented the circuit at the flagship 2010 International Solid-State Circuits Conference (ISSCC) earlier this year in San Francisco.
About CEA-Leti
CEA is a French research and technology public organisation, with activities in four main areas: energy, information technologies, healthcare technologies and defence and security. Within CEA, the Laboratory for Electronics & Information Technology (CEA-Leti) works with companies in order to increase their competitiveness through technological innovation and transfers. CEA-Leti is focused on micro and nanotechnologies and their applications, from wireless devices and systems, to biology and healthcare or photonics. Nanoelectronics and microsystems (MEMS) are at the core of its activities. As a major player in MINATEC campus, CEA-Leti operates 8,000-m² state-of-the-art clean rooms, on 24/7 mode, on 200mm and 300mm wafer standards. With 1,200 employees, CEA-Leti trains more than 150 Ph.D. students and hosts 200 assignees from partner companies. Strongly committed to the creation of value for the industry, CEA-Leti puts a strong emphasis on intellectual property and owns more than 1,500 patent families. For more information, visit www.leti.fr.
Related News
- VeriSilicon unveils low-power AI Noise Reduction and AI Super Resolution IPs
- T2M-IP Unveils MIPI D-PHY v2.5 Tx and DSI Tx Controller v1.2: Silicon-Proven, Low-Power, Cost-Effective IP Core Solutions for Advanced SoCs
- BrainChip and Lorser Industries to Develop Neuromorphic Computing Systems for Software-Defined Radio Devices
- Andes Technology Unveils the AndesCore™ D23, a Feature-Rich, Low-Power and Highly-Secured Entry-Level RISC-V Processor
- DSP Group Unveils DBM10 Low-Power Edge AI/ML SoC with Dedicated Neural Network Inference Processor
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |