FPGA startup Tier Logic folds
Dylan McGrath
7/22/2010 3:16 PM EDT
SAN FRANCISCO—Tier Logic Inc., a programmable logic startup developing a novel processing technology to build FPGA and ASIC products on a single die, has folded, EE Times has learned.
TierLogic (Santa Clara, Calif.) shut down operations last week, unable to find funding for a series B round, according to Paul Hollingworth, Tier Logic's vice president of sales and marketing.
"Despite the fact that we had only spent less than $20 million, we couldn’t get a lead investor to come in to a series B funding round," Hollingworth wrote in an email to EE Times.
E-mail This Article | Printer-Friendly Page |
|
Related News
- Logic Fruit Technologies Elevates FPGA Innovation with AMD Xilinx Premier Partnership
- Logic Design Solutions Launches NVME Host IP on Xilinx Ultrascale & Ultrascale Plus FPGA
- Logic Design Solutions Introduces the first NVMe HOST IP on POLARFIRE SoC FPGA
- Achronix and Logic Fruit Introduce IP Solutions for Test and Measurement Applications
- Xilinx Announces the World's Largest FPGA Featuring 9 Million System Logic Cells
Breaking News
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
- TSMC Reports First Quarter EPS of NT$8.70
- Brisbane Silicon publishes DPTx 1.4 IP Core
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
Most Popular
- U.S. Subsidy for TSMC Has AI Chips, Tech Leadership in Sight
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- Silvaco Announces Expanded Partnership with Micron Technology
- OPENEDGES Unveils ENLIGHT Pro: A High-Performance NPU IP Quadrupling its Previous Generation's Performance