Sidense Corp. Files Motion for Dismissal and/or Amendment of Kilopass's Claims
Update: Synopsys Expands DesignWare IP Portfolio with Acquisition of Sidense Corporation (Oct. 17, 2017)
- Motion states that Kilopass’s allegations are vague and without substance
Ottawa, Canada – August 10, 2010 – Sidense, a leading developer of Logic Non-Volatile Memory (LNVM) IP cores, announced it has filed a motion in US District Court seeking dismissal and/or amendment of Kilopass’s numerous claims on grounds that Kilopass has not satisfied the most basic legal requirements in its allegations against Sidense.
“The Kilopass complaint contains a hodge-podge of vague, unsubstantiated, unsupportable and seemingly contradictory allegations,” according to Xerxes Wania, Sidense’s CEO, who added, “We are asking the Court to rule accordingly.”
Sidense’s attorney, Roger Cook of Townsend and Townsend and Crew LLP, commented that, “The Federal Court rules allow a plaintiff to file a complaint without accompanying factual proof, but a plaintiff must nonetheless at least allege facts which, if proven, would entitle him to relief. For whatever reason, Kilopass has neglected to make legally sufficient factual allegations supporting many of its claims. Kilopass has already once amended its complaint. This motion points out that even the current amended complaint does not meet the minimum legal standards. The purpose of the motion is to substantially narrow the issues in dispute.”
Mr. Wania also noted that Sidense and Kilopass exchanged legal correspondence in 2005 and 2006, when Sidense refuted Kilopass’ allegations of patent infringement made by Kilopass. “Nothing has changed since then,” said Mr. Wania. “We believe this complaint was filed only to hamper Sidense’s continued growth and success, by trying to hinder relations with our customers.”
“Sidense is prepared to fight Kilopass’ unsubstantiated claims and we expect to prevail in the end,” said Mr. Wania.
If you need further information regarding Sidense’s reply to the Kilopass complaint letter and the motion to dismiss, please send email to legal@sidense.com
About Sidense
Sidense Corp. provides secure, very dense and reliable non-volatile, one-time programmable (OTP) memory IP for use in standard-logic CMOS processes with no additional masks or process steps required and no impact on product yield. The Company’s innovative one-transistor 1T-Fuse™
architecture provides the industry’s smallest footprint, most reliable and lowest power Logic Non-Volatile Memory (NVM) IP solution. With over 70 patents granted or pending, Sidense OTP provides a field-programmable alternative solution to Flash, mask ROM and eFuse in many OTP and MTP applications.
Sidense OTP memory, embedded in over 100 customer designs, is available from 180nm down to 40nm and is scalable to 28nm and below. The IP is offered at and has been adopted by all top-tier semiconductor foundries and selected IDMs. Customers are using Sidense OTP for analog trimming, code storage, encryption keys such as HDCP, WHDI, RFID and Chip ID, medical, automotive, and configurable processors and logic. For more information, please visit www.sidense.com.
|
Related News
- Sidense Defeats Kilopass' Remaining Claims; Kilopass' Case is Over
- US District Court Accepts Kilopass' Expanded Complaint and Denies Sidense's Motion for Dismissal in Patent Lawsuit
- USPTO Examiner Maintains Position on Sidense's '855 Patent - Upholding Its Validity Over the Kilopass Peng Patents
- U.S. District Court Denies Sidense's Motion for Delay
- Sidense Files Action Against Kilopass Patents at USPTO
Breaking News
- Xylon's Updated logiHSSL IP Core Seamlessly Connects Infineon AURIX Microcontrollers with AMD Adaptive SoCs and FPGAs
- Electronic System Design Industry Posts $4.7 Billion in Revenue in Q2 2024, ESD Alliance Reports
- NVMe Updates Expand Discoverability, Security
- Boosting Efficiency and Reducing Costs: Silvaco's Approach to Semiconductor Fabrication
- Alphacore teams with Southwest Advanced Prototyping HUB at ASU to advance national security with nearly $30 million in federal funding award
Most Popular
- BrainChip Introduces Lowest-Power AI Acceleration Co-Processor
- Launching MosChip DigitalSky™ for Building Connected Intelligent Enterprises
- RaiderChip brings Meta Llama 3.2 LLM HW acceleration to low cost FPGAs
- Siemens collaborates with GlobalFoundries to certify Analog FastSPICE for the foundry's high-performance processes
- Xiphera Partners with IPro for the Israeli Chip Design Market
E-mail This Article | Printer-Friendly Page |