Arasan Chip Systems participates in SD Association’s latest Interoperability Session
Arasan to demonstrate interoperability of its SD 3.0 IP with leading memory card vendors
San Jose, California – September 21, 2010 –Arasan Chip Systems, Inc.(“Arasan”), a leading provider of Total Semiconductor IP Solutions, announced that it is participating in the SDInteroperability Session hosted by the SD Association (SDA). This session is being organized by the Compliance Committee of the SDA and will be held from September 21 to 22, 2010 in Kawasaki, Japan.
With the increasing adoption of SD 3.0 interface in consumer electronics and hand-held products, a stable supply of high-quality SD 3.0 memory and I/O cards is critical to the success of this new memory interface. The Compliance Committee of the SD Association has taken the initiative to allow designers and manufacturers of SD 3.0 hosts and cards to quickly establish compatibility in a secure environment at this interoperability session.
A result of our rigorous IP design and verification methodology, Arasan is the preferred choice for SD / SDIO 3.0 IP cores. Participating in this interoperability session furthers our commitment to enabling the adoption of the SD 3.0 standard. During this session, Arasan will verify the interoperability of its SD 3.0 IP with a wide spectrum of memory card manufacturers, across multiple configurations and performance parameters. Arasan’s high-quality SD 3.0 IP cores support all of the functionality and the highest interface speed of this standard.
The rapid adoption of portable media players, megapixel DSC, smartphones, netbooks and gaming consoles has led to the proliferation of easy-to-use, removable, non-volatile memory cards – both to store and distribute content. The new SD 3.0 specification defines cards with a maximum memory capacity of 2TB and a peak interface speed of up to 104 megabytes per second in SD 3.0 (UHS-I).
“As a leading provider of SD / SDIO IP cores, Arasan is committed to engaging with the SD 3.0 ecosystem to hasten its adoption,” said Somnath Viswanath, Director of Marketing at Arasan. “We are eager to participate in the SD Association’s latest Interoperability Session, reinforcing our commitment to provide the highest quality IP for this rapidly proliferating Memory and I/O interface standard.”
Arasan has a complete portfolio of SD / SDIO 3.0 IP cores spanning host controllers, PHYs, memory and I/O functions. Realizing the importance of SoC designers to be memory card agnostic, Arasan has a complete line of multi-format card reader IP cores as well.
Arasan provides a Total IP solution to enable the rapid integration of SD 3.0 Memory interface into application processors and chipsets. This solution consists of IP cores for controllers, PHY IP, verification IP, portable software stacks, hardware platforms for development and validation – all backed by our World-class customer support.
About Arasan
Arasan Chip Systems based in San Jose, CA, USA, is a world-leading supplier of SoC Intellectual Property Solutions with a successful 15 year track record. Arasan delivers technology-leading IP focused on Bus Interfaces such as MIPI, SDIO, USB, PCIe, Ethernet, and Flash Storage Solutions of NAND, eMMC, SD, CF+, UFS and more, to the global electronics market. Arasan’s Total Solution Approach starts with Technology Consulting using our Domain Expertise and includes all the building blocks required for technology adoption- RTL IP cores, Analog Mixed Signal IP Cores, Verification IP, Portable Software Drivers / Stacks, Protocol Test & Analyzers, HDK’s, and associated design services. Arasan Total IP Solution enables the rapid adoption of emerging technologies reducing our customer’s time to market while minimizing risk and ensuring compliance to respective standards.
|
Arasan Chip Systems Hot IP
Related News
- Arasan to demonstrate its I3C Host and Device IP and participate at the I3C Interoperability Session at the 2018 MIPI Devcon in Seoul
- Arasan Chip System's IP part of App Zone in SD Association Booth
- Arasan Chip Systems announces to offer SDIO/SD/MMC host controller compatible with BSquare’s Host Drivers on Win CE
- Eliyan Applauds Release of OCP's Latest Multi-die Open Interconnect Standard, BoW 2.0
- Arasan Announces its latest MIPI RFFE(SM) IP compliant to MIPI RFFE(SM) v3.0 Version
Breaking News
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Leveraging Cryogenics and Photonics for Quantum Computing
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
- Credo at TSMC 2024 North America Technology Symposium
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results
E-mail This Article | Printer-Friendly Page |