Ricoh Adopts DeFacTo HiDFT-SIGNOFF Solution for Digital IC Design for Test
Grenoble, France, November 1, 2010. DeFacTo Technologies S.A. today announced that Ricoh Company Ltd. has started to adopt DeFacTo HiDFT-SIGNOFF Design for Test solution following intensive evaluations. Using DeFacTo solution, Ricoh achieves significant improvements by reducing turnaround time during the DFT process.
“DeFacTo’s HiDFT-SIGNOFF enables us to detect key testability issues and improve test coverage early at RTL. Our evaluation has proven that the HiDFT-SIGNOFF flow helps moving our DFT flow from gate-level to RTL. It allows highly accurate test coverage evaluation at RTL. Also, HiDFT-SIGNOFF allows a full RTL interoperability with mainstream ATPG, test compression tools and synthesis tools. Finally the simulation process of ATPG test vectors could be moved to RTL with a very significant speedup. We expect to take advantage from this flow for future complex Designs within Ricoh and significantly improve productivity during the design complex IC.” said Kazunobu Sugaya,Manager, Design Engineering Section, Imaging System LSI Development Center, Electronic Devices Company, Ricoh.
“We are pleased that the RTL testability sign-off solution from DeFacTo has demonstrated to Ricoh a tangible added value in comparison to traditional DFT flows” said Chouki Aktouf, Founder & CEO of DeFacTo Technologies. “We look forward to extending our collaboration with Ricoh to help solving crucial DFT problems”.
About DeFacTo Technologies
DeFacTo Technologies is a leading provider of Design-for-Test solutions at RTL. DeFacTo solutions enable designers to achieve “Design & DFT” closure at RTL by delivering a high quality suite of tools which cover Planning, Analysis, Insertion and Debug needs. DeFacTo is headquartered at 167 rue de Mayoussard, 38430 Moirans, France. For more information, visit us at www.defactotech.com.
|
Related News
- DeFacTo Technologies Announces PLX Technology Adopts HiDFT-SIGNOFF Solution for RTL Testability
- Siemens qualifies industry-leading IC design solutions for Intel Foundry processes
- SK hynix adopts Siemens' Polarion to help gain Korea's first ASPICE certification
- Siemens advances intelligent custom IC verification platform with new, AI-powered Solido Design Environment
- Siemens expand collaboration with AWS to help IC and electronics design customers accelerate innovation
Breaking News
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
- TSMC Reports First Quarter EPS of NT$8.70
- Brisbane Silicon publishes DPTx 1.4 IP Core
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
Most Popular
- U.S. Subsidy for TSMC Has AI Chips, Tech Leadership in Sight
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- Silvaco Announces Expanded Partnership with Micron Technology
- OPENEDGES Unveils ENLIGHT Pro: A High-Performance NPU IP Quadrupling its Previous Generation's Performance
E-mail This Article | Printer-Friendly Page |