Broadcom reveals CPU development
Linley Gwennap, Linley Group
EETimes (11/23/2010 1:03 PM EST)
In an exclusive article in Microprocessor Report this week, Broadcom revealed that it has developed a new MIPS-compatible CPU, the BRCM 5000, for its broadband SoCs. This CPU, also known by its code-name Zephyr, is the latest in a series that the company has developed over the past decade under an architecture license from MIPS.
According to Dan Marotta, executive VP and general manager of Broadcom's Broadband Communication Group, these CPUs have been a secret weapon for the company. "Our small but powerful CPU cores enhance the capabilities of our industry-leading digital-home solutions," Marotta said. "As a result, Broadcom processors enable a better consumer experience than products based on commodity off-the-shelf cores." Products using these Broadcom-designed CPUs generate more than $2 billion per year in sales.
The BRCM 5000 is a superscalar CPU that can execute two threads at once. The design is now entering production in 40nm G technology at a clock speed of 1.3GHz. With a rating of 3,000 Dhrystone MIPS, the CPU provides plenty of performance for high-end set-top boxes (STB), digital TVs (DTV), DOCSIS 3 cable modems, and other demanding consumer applications. It appears in products such as the BCM7420.
E-mail This Article | Printer-Friendly Page |
|
Related News
- Socionext Announces Collaboration with Arm and TSMC on 2nm Multi-Core Leading CPU Chiplet Development
- CAES Wins Contracts for Development of Next-Generation, Octa-Core, user-selectable CPU for Space
- Cadence to Optimize Digital Full Flow and Verification Suite for Arm Cortex-A78 and Cortex-X1 CPU Mobile Device Development
- Microchip Reveals Software Development Kit and Neural Network IP for Easily Creating Low-Power FPGA Smart Embedded Vision Solutions
- Imagination shatters price barriers to SoC embedded software development
Breaking News
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
- TSMC Reports First Quarter EPS of NT$8.70
- Brisbane Silicon publishes DPTx 1.4 IP Core
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
Most Popular
- U.S. Subsidy for TSMC Has AI Chips, Tech Leadership in Sight
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- Silvaco Announces Expanded Partnership with Micron Technology
- OPENEDGES Unveils ENLIGHT Pro: A High-Performance NPU IP Quadrupling its Previous Generation's Performance