Stellamar Introduces New Performance Line of its Digital ADC Technology
December 7, 2010 -- Chandler, AZ - Stellamar has announced its new performance line of Digital ADCs. This follows on the heels of their first announcement, which unveiled the revolutionary design of ADCs using digital library cells instead of complex analog blocks. This permits Digital ADCs to be easily integrated in digital CMOS processes without requiring any special processing steps typical of the analog designs. Now, Stellamar is making headway into higher performance capabilities of up to 14 bit resolution and 500Hz bandwidth. “This new line demonstrates Stellamar’s commitment to continuous innovation and improvement,” says CEO Allan Chin. “It shows we are responding to the needs of customers.” Previously announced 12 bit, 4 kHz and 15 kHz bandwidth ADCs are now available on our Audio Evaluation board.
The new performance line adheres to all of the same benefits as the initial design. It eliminates most of the problems encountered in the integration of traditional ADCs and dramatically reduces the design cycle time in some cases by as much as 90%, risks up to 99% and cost up to 50%. Both ASICs and FPGAs can benefit from this technology: since analog blocks are not needed, the Digital ADC can be implemented in pure digital processes. Costly external ADCs are no longer necessary and less board space is needed.
Stellamar’s Digital ADCs have several advantages compared to traditional ADCs with equivalent performance. In particular they require on average 68% smaller silicon area, consume 50% less power on average, and can operate with lower supply voltages. These features make them ideal candidates for portable applications.
The ADC design is process technology independent, requires only digital layout and testing is performed by digital testers. All of this results in tremendous resource, time and cost savings.
Since Digital ADCs are characterized by extremely low drifts and their performance depends mainly on digital components, precision measurement devices will benefit from them. Furthermore, the Digital ADCs can be easily implemented with Rad-Hard digital technologies for military, space and avionics applications.
View the factsheet and for more product information please email info@stellamar.com.
|
Related News
- Digital Core Design introduces DQSPI - quad performance SPI
- Stellamar, partners announce All Digital ADC first pass rad hard silicon success
- Freescale Introduces Industry's Highest-Performance Fully Programmable Digital Signal Processor
- Broadcom Introduces an Advanced Dual-Channel AVC/VC-1/MPEG-2 Video Decoder Chip for High-Performance Digital Media Centers
- True Circuits Introduces New Line of Phase-Locked Loop Hard Macros; Significantly Smaller PLL Sizes Achieved Without Sacrificing Performance
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |