Novocell Semiconductor, Inc,. set to exhibit at DesignCon February 1-2, 2011.
Hermitage, PA-January 21, 2011-- Novocell Semiconductor, Inc., announced plans today to exhibit at DesignCon February 1-2 in Santa Clara, CA. At the show, Novocell, the reliability leader in antifuse non volatile memories will be releasing NovoBlox Nano, a high density one-time programmable (OTP) memory solution.
Novocell Semiconductor, Inc., will be exhibiting at Booth 835 at the Santa Clara Convention Center during the DesignCon Exhibition.
DesignCon is “the premier annual event developed by engineers for engineers” and one of the most attended shows in the semiconductor industry. This year’s show marks DesignCon’s 15th anniversary.
About Novocell Semiconductor, Inc.:
Novocell Semiconductor, Inc. specializes in developing and delivering advanced non-volatile memory intellectual property (IP) to the semiconductor industry. Novocell is the only provider of 2nTP, the first antifuse memory IP with multi-time programmable functionality. NovoBlox OTP and 2nTP are recognized as the reliability leaders with 30 years of data retention. The technology is scalable from 350nm to 65nm. For more information, please visit: www.novocellsemi.com.
|
Silicon Storage Technology, Inc. Hot IP
Related News
- Novocell Semiconductor, Inc to Exhibit at 2011 GSA Semiconductor Ecosystem Summit
- New Silicon Image HDMI 1.2 Transmitter for Set-Top Boxes and DVD Players Reinforces World's Broadest HDMI Semiconductor Line
- North American Semiconductor Equipment Industry Posts February 2014 Book-to-Bill Ratio of 1.00
- Gartner Says Worldwide Semiconductor Revenue Grew 1 Percent to Reach $302 Billion in 2011
- Novocell Semiconductor to exhibit at 2010 GSA Emerging Opportunities Expo & Conference
Breaking News
- Attopsemi Released White Paper "I-fuse - Most Reliable and Fully Testable OTP"
- Industry R&D Spending To Rise 4% After Hitting Record in 2020
- Powerful FPGA Design Creation and Simulation IDE Adds VHDL-2019 Support & OSVVM Enhancements
- Sondrel Selects Synopsys Fusion Design and Verification Platforms to Displace Legacy Design Tools
- Dual Mode Bluetooth v5.2 SW Link Layer, Protocol Stack SW, Profiles licensed for ultra-low power 22nm True Wireless (TWS) Earbuds SoC
Most Popular
- TSMC to Kick off Mass Production of Intel CPUs in 2H21 as Intel Shifts its CPU Manufacturing Strategies, Says TrendForce
- TSMC Boosts Capital Expenditure Budget on Strong Outlook
- Gartner Says Worldwide Semiconductor Revenue Grew 7.3% in 2020
- Value of Semiconductor Industry M&A Agreements Sets Record in 2020
- Andes Technology and Rafael Microelectronics Announce a Strategic Partnership to Provide High Power Efficiency Wireless IP Solutions for IoT Devices
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |