Sankalp Semiconductor Pvt. Ltd. Gets a New State-of-the-art HQ
January 21, 2011 -- Sankalp Semiconductor Pvt. Ltd. is extremely happy to announce the inauguration of its Head Quarters located at ARYABHATA TECHNOLOGY PARK, NAVNAGAR, HUBBALLI on the 22nd of January 2011 from 10.30 AM to 1.00 PM. The formal inauguration shall be graced by Mr. Jagadish Shettar ( Minister of Rural Development, Panchayati Rajya, Rural Water Supply & Sanitation in the Govt. of Karnataka) and Mr. Prahlad Joshi (Member of Parliament), along with other dignitaries. The formal inauguration of the premises shall be followed by distribution of prizes to the winners of the High School Level Science Exhibition “Aavishkar”. It was organized by the Sankalp Trust in association with the Agastya Foundation last month in Hubli. We will also felicitate the student from Ushas School who created our logo - Sankalp @ 5.
About Sankalp Semiconductor
Sankalp Semiconductor Pvt. Ltd. is an analog, mixed-signal and RF semiconductor service provider that provides services to some of the largest semiconductor companies in the world. Sankalp’s vision is to create a world-class technology hub of mixed-signal semiconductor services and solutions. There are three key aspects by which the mission is being accomplished. First, work from second tier cities of India, which provides a balanced life-work environment allowing energy to be spent on deep technical issues. Second, attract proven technical leaders with entrepreneurial zeal to join Sankalp as partners, giving them complete freedom to define their own destiny. Third, work closely with some of the topmost colleges in the country by being physically close to the college campus – this takes care of scalability and forward looking ecosystem creation across diverse job domains.
|
Related News
- Edge Impulse Deploys its State-of-the-Art Edge AI Models to Arm Microcontrollers Tools
- BrainChip and CVEDIA Team to Advance State-of-the-Art Edge AI and Neuromorphic Computing
- Rambus Joins the Intel Foundry Services (IFS) Accelerator IP Alliance to Enable State-of-the-Art SoCs
- Orthogone and Napatech collaborate to deliver state-of-the-art, ultra-low latency FPGA-based SmartNIC platform for high-frequency trading applications
- India's Chip Designers To Get Access To State-Of-The-Art Tools At Newly Launched ChipIN Centre At C-DAC Bengaluru
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |