English
Xilinx CTO: FPGA can drive the crossover SoC
Peter Clarke, EETimes
2/2/2011 6:12 PM EST
SANTA CLARA, Calif. – Ivo Bolsens, chief technology officer of field programmable gate array vendor Xilinx Inc., sees a future where FPGAs are a fundamental part of the system-on-chip, either merged monolithically with software programmable microprocessor cores or making use of multi-die configurations in three dimensional system-in-packages.
Speaking as a keynoter at the DesignCon conference here, Bolsens laid out the concept of the crossover SoC as something similar to the crossover automobile, which combines the attributes of a sports car, passenger vehicle and a station wagon.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Xilinx, Inc. Hot IP
Related News
- APIs can help handle FPGA complexity, says Xilinx CTO
- Aldec Introduces End-to-end HW/SW Co-verification for Xilinx Zynq SoC FPGAs at Embedded World 2017
- Sercos IP Core for Xilinx 7 Series FPGAs and Zynq SoC Family Available
- Xilinx Stays a Generation Ahead at 16nm with New Memory, 3D-on-3D, and Multi-Processing SoC Technologies
- Microsemi Integrates Inicore Enhanced Reliability CAN IP into SmartFusion2 SoC FPGA
Breaking News
- TSN Switch IP for GbE (10GbE)
- Vervesemi Data converters for 5G applications Now Available on 8nm Process
- 100 IC Wafer Fabs Closed or Repurposed Since 2009
- Vidatronic and Everest Sales and Solutions Join Forces to Expand Sales Coverage Through Mexico and Central America
- Software-Based Encryption at Hardware Level for IoT Security delivered by IKV, based on Intrinsic ID's BroadKey
Most Popular
- Synopsys above ARM in IP licensing revenue in 2019
- Vervesemi Data converters for 5G applications Now Available on 8nm Process
- Stop, Cut or Maintain European Chip Production Amid Covid-19
- SiFive Selects Synopsys Fusion Design Platform and Verification Continuum Platform to Enable Rapid SoC Design
- Achronix Selects Synopsys' Leading DesignWare IP Solutions to Accelerate Development of High-Performance Data Acceleration FPGA