USPTO Validates Sidense's Non-infringement Position and Rejects Two Kilopass Patents
Update: Synopsys Expands DesignWare IP Portfolio with Acquisition of Sidense Corporation (Oct. 17, 2017)
Further victories put Sidense in a strong position to win litigation
Ottawa, Canada – February 3, 2011 - Sidense Corp., a leading developer of Logic Non-Volatile Memory (LNVM) one-time programmable (OTP) memory IP cores, announced today that the United States Patent and Trademark Office (USPTO) has validated Sidense's non-infringement position and rejected all claims of two Kilopass' patents it asserted against Sidense in the Kilopass v. Sidense lawsuit.
Kilopass asserted three U.S. patents, No. 6,777,757 ('757) No. 6,856,540 ('540) and No. 6,950,751 ('751) against Sidense in the U.S. District Court of Northern California in May and June 2010. Sidense asked the USPTO for re-examination of all three patents. In a series of non-final actions, the USPTO rejected all claims of the '757 and '540 patents, and sustained validity of the '751 patent claims by ruling that wordlines and bitlines are not interchangeable. The USPTO stated that "It [is] well known to one of ordinary skill in the art at the time of the invention that the bitlines and wordlines have a distinct functional effect on the operation of memory devices and thus are not interchangeable."
"Unfortunately for Kilopass, to prove infringement of its patents, it needs to try to prove that wordlines and bitlines are interchangeable," said Roger Cook, Sidense's lead attorney at Kilpatrick, Townsend & Stockton. "Now that the USPTO has premised the validity of their '751 patent on wordlines and bitlines being not interchangeable, Kilopass is in a tough spot. If they try to prove otherwise for infringement, they risk invalidating their patent. They should probably drop their suit and save their patent for use against someone who, unlike Sidense, is actually using Kilopass’ technology."
"We always felt that their claims were baseless," added Xerxes Wania, Sidense President and CEO. "With the current USPTO actions, Sidense’s position has never been stronger. The USPTO has spoken volumes by granting all our claims in the '855 patent claims last week, rejecting Kilopass’ two patents and stating its position regarding the bitlines and the wordlines in our favor."
About Sidense Corp.
Sidense Corp. provides secure, very dense and reliable non-volatile, one-time programmable (OTP) memory IP for use in standard-logic CMOS processes with no additional masks or process steps required and no impact on product yield. The Company's innovative one-transistor 1T-Fuse™ architecture provides the industry's smallest footprint, most reliable and lowest power Logic Non-Volatile Memory (NVM) IP solution. With over 70 patents granted or pending, Sidense OTP provides a field-programmable alternative solution to Flash, mask ROM and eFuse in many OTP and MTP applications.
Sidense SiPROM, SLP and ULP memory products, embedded in over 150 customer designs, are available from 180nm down to 40nm and are scalable to 28nm and below. The IP is offered at and has been adopted by all top-tier semiconductor foundries and selected IDMs. Customers are using Sidense OTP for analog trimming, code storage, encryption keys such as HDCP, WHDI, RFID and Chip ID, medical, automotive, and configurable processors and logic. For more information, please visit http://www.sidense.com/.
|
Related News
- USPTO Examiner Maintains Position on Sidense's '855 Patent - Upholding Its Validity Over the Kilopass Peng Patents
- USPTO Validates One of Three Key Kilopass 1T Anti-Fuse Patents Asserted Against Sidense
- US Patent and Trademark Office (USPTO) Rejects All Claims of Sidense's Key Patent ('855) and Orders Reexamination
- Sidense Files Action Against Kilopass Patents at USPTO
- Kilopass Expands Lawsuit Against Sidense to Include Two Additional Patents and False Advertisement
Breaking News
- Launching MosChip DigitalSky™ for Building Connected Intelligent Enterprises
- Crypto Quantique collaborates with ADLINK to simplify and enhance device security in industrial PCs
- Xiphera Partners with IPro for the Israeli Chip Design Market
- Siemens collaborates with GlobalFoundries to certify Analog FastSPICE for the foundry's high-performance processes
- EXTOLL collaborates with Frontgrade Technologies for High-Speed SerDes IP
Most Popular
- BrainChip Introduces Lowest-Power AI Acceleration Co-Processor
- Launching MosChip DigitalSky™ for Building Connected Intelligent Enterprises
- Siemens collaborates with GlobalFoundries to certify Analog FastSPICE for the foundry's high-performance processes
- RaiderChip brings Meta Llama 3.2 LLM HW acceleration to low cost FPGAs
- Crypto Quantique collaborates with ADLINK to simplify and enhance device security in industrial PCs
E-mail This Article | Printer-Friendly Page |