USB 3.2 Gen2x2 with PIPE 4.3 and USB2.0 with UTMI+ interface
Cosmic Circuits tapes out Clocking Solutions in 28nm
Update: Cadence Completes Acquisition of Cosmic Circuits (May 23, 2013)
Bangalore, INDIA and Campbell, California, 9th February, 2011:- Cosmic Circuits, a leading provider of differentiated Analog and Mixed-Signal IP cores, today announced the tape out of its clocking solutions in 28nm.
Cosmic Circuits offers a broad portfolio of differentiated Analog IP cores in nanometer technology nodes covering Data-Converters, Analog-Front-End platforms for Wireless and Audio, Power-Management, Clocking and MIPI Interfaces.
The system-clocking PLLs are implemented in 28SLP process technology, and will offer SoC designers a wide range of analog and digital PLLs to choose from – these include PLLs that support input frequencies ranging from 32 kHz- 2200 MHz without requiring any external components, PLLs that occupies extremely low core area, and spread-spectrum PLLs for EMI suppression.
The Director of IP of Cosmic Circuits Sundararajan Krishnan commented that “We are very committed to a PLL roadmap that extends into the advanced process nodes and this tape-out is a significant milestone for us. We have taken a lot of care in specifying the features of these IPs to offer our SoC customers with ample choice in PLL selection”.
About Cosmic Circuits:
Cosmic Circuits is a leading provider of differentiated Analog and Mixed-Signal silicon IP cores. Cosmic offers a strong portfolio of 250+ cores in nanometer process nodes of leading foundries. By leveraging its silicon-proven cores spanning data-converters, wireless analog, audio, MIPI, power-management, Clocking, LVDS and Auxiliary functions, Cosmic provides single-stop access to customized IP solutions, bringing certainty in time-to-market with mixed-signal SOCs. A large team of expert designers continually keep pace with technology nodes, standards and applications, bringing certainty to customer product continuity and differentiation. Adherence to Design-For-Manufacturing, Design-For-Test, a customer-centric approach to support that includes silicon-validation of Cosmic IP in customer SOC, backed by the experience of successfully catering to 50+ world-wide customers, brings certainty to volume production.
|
Related News
- Cosmic Circuits tapes out Clocking Solutions in 55nm
- Socle Tapes Out 28nm ASIC Design at GLOBALFOUNDRIES
- Cosmic Circuits aims to be major player in Semiconductor IP, announces roadmap for PCI Express, USB3.0, USB2.0, HDMI & MIPI in 28nm and 20nm
- Cosmic Circuits tapes out Clocking Solutions in 40nm
- Cosmic Circuits to Develop Foundation Analog IP for GLOBALFOUNDRIES 55nm, 40nm and 28nm Technologies
Breaking News
- IAR Systems fully supports the brand-new Industrial-Grade PX5 RTOS
- Axiomise Accelerates Formal Verification Adoption Across the Industry
- Fluent.ai Offers Embedded Voice Recognition for Cadence Tensilica HiFi 5 DSP-Based True Wireless Stereo Products
- intoPIX to feature TicoXS FIP technology for premium 4K & 8K AVoIP wireless AV at ISE 2023
- Sevya joins TSMC Design Center Alliance
Most Popular
- Weebit Nano nears productisation, negotiating initial customer agreements
- Cadence Quantus FS Solution, a 3D Field Solver, Achieves Certification for Samsung Foundry's SF4, SF3E and SF3 Process Technologies
- Sevya joins TSMC Design Center Alliance
- Avery Design Systems and CoMira Announce Partnership To Enable UCIe-Compliant Chiplet Design
- Open Compute Project Foundation and JEDEC Announce a New Collaboration
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |