Novocell Semiconductor, Inc. to Provide OTP Solution Across Multiple IBM Foundry Semiconductor Process Nodes
Hermitage PA, February 14, 2011 -- Novocell Semiconductor, Inc., today announces it will provide one-time programmable (OTP) memory solutions spanning fourteen different IBM Foundry Semiconductor processes. Novocell will qualify its OTP memory in the 350, 250, 180, 130, and 90nm IBM nodes.
“Novocell is pleased that IBM has selected our unique technology for migrating a core OTP solution over multiple nodes and process variants,” said Steven Warner, Novocell’s CEO/President.
Novocell provides a fully enabled, drop-in array that is programmable with standard I/O inputs, no special pins or optional charge pumps are required. 100% reliability is assured through NovoBlox’s unique SmartBit technology that provides real-time, programming feedback. NovoBlox OTP will provide IBM with an area-saving, reliable compliment to the IBM e-fuse.
About Novocell Semiconductor, Inc.:
Novocell Semiconductor, Inc., specializes in developing and delivering advanced non-volatile memory intellectual property (IP) to the semiconductor industry. Novocell is the only provider of 2nTP, the first multi-time write antifuse memory IP. NovoBlox OTP and 2nTP are the reliability leading antifuse memories proven to have zero tail bit failures within operating ranges and 30 years of data retention. The technology is available and is scalable from 350nm to 45nm and beyond. For more information, please visit: www.novocellsemi.com.
|
Silicon Storage Technology, Inc. Hot IP
Related News
- Novocell Smartbit Antifuse OTP NVM Memory Validated at IBM Foundry at Processes from 350nm to 130nm
- Cosmic Circuits announces portfolio of Analog-to-Digital Converter IP-cores for Monitoring Applications across multiple process nodes
- Unleash Next-Gen Speeds with Silicon-Proven USB 3.0 PHY IP Cores with Type-C Support in Multiple Process Nodes
- Siemens extends support of multiple IC design solutions for Samsung Foundry's latest process technologies
- Samsung Foundry Certifies Synopsys PrimeLib Unified Library Characterization and Validation Solution at 5nm, 4nm and 3nm Process Nodes
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |