MIPI C-PHY v1.0 D-PHY v1.2 RX 2 trios/2 Lanes in TSMC (12nm, N5)
Achronix and Mentor Graphics provide state of the art physical synthesis support for Speedster22i FPGAs - the world's most advanced FPGAs leveraging Intel's 22nm process technology
February 15, 2011 -- Achronix Semiconductor Corporation today announced the closing of a formal agreement with Mentor Graphics Corporation (NASDAQ: MENT) to provide advanced synthesis support for Achronix Semiconductor’s Speedster22i Field Programmable Gate Arrays (FPGAs). Based on Intel’s 22nm process technology, Achronix Speedster22i shatters the limitations of current FPGAs by offering costeffective production of high performance, high density, IP-rich FPGAs. In addition to providing logic synthesis for the 22nm Speedster22i FPGA platform, Mentor Graphics Precision Advanced RTL Achronix Edition includes state-of-the-art physical synthesis to quickly implement complex designs with superior quality of results.
Mentor is the first EDA provider to offer physical synthesis support for Speedster22i devices. Working in conjunction with the 4th generation Achronix CAD Environment (ACE 4.0) tool set, the push-button physical synthesis capability provides mixed language (VHDL and Verilog) as well as SystemVerilog support. Automatic incremental synthesis further reduces the design cycle time, yielding time to market advantages for design teams.
Designers with applications demanding the highest levels of assurance and reliability will now be able to take full advantage of the “assured synthesis mode” and “safer finite state machine” (FSM) capabilities that Precision Advanced RTL Achronix Edition provides when targeting the Speedster22i devices. The safer FSM mode automatically infers a fault tolerant implementation, where a single event upset (SEU) will not interrupt FSM operation. The “assured synthesis mode”, available in Precision Advanced RTL Achronix Edition for Speedster22i devices, ensures the synthesized design can be formally verified as is commonly required in safety compliance standards (e.g., DO-254).
“We work closely with the team at Achronix to ensure fully-optimized physical synthesis support for their recently announced 22nm FPGAs,” said Daniel Platzker, FPGA synthesis product line director at Mentor. “The combination of Achronix FPGAs and their access to Intel’s 22nm process technology was a compelling reason to partner with Achronix.”
“Although we are breaking new ground in FPGA performance, density, cost, and features with our Speedster22i family, we are excited to continue to support traditional design methodologies and familiar tools for Speedster22i,” said Yousef Khalilollahi, vice president of marketing at Achronix Semiconductor. “This agreement with Mentor arms designers of the world’s most advanced FPGAs with state of the art tools.”
About Achronix Semiconductor
Achronix Semiconductor is a privately held fabless corporation based in Santa Clara, California. Achronix builds the world’s fastest field programmable gate arrays (FPGAs) capable of up to 1.5 GHz peak performance. In addition, Achronix is the only FPGA provider building affordable high performance, high density, IP-rich FPGAs using Intel’s 22nm process technology. Achronix has sales offices and representatives in the United States, Europe, China, Japan, and Korea, and has research and design offices in Ithaca, N.Y., and Bangalore, India. Find out more at http://www.achronix.com.
|
Related News
- Achronix to Build the World's Most Advanced Field Programmable Gate Arrays (FPGAs) on Intel 22nm Process Technology
- Mentor Graphics Announces Embedded Linux Platform Support for Freescale Semiconductor's Most Advanced QorIQ Family of Multi-threaded 64-bit Processors
- Mentor Graphics Announces Logic and Physical Synthesis Support for Xilinx 7 Series FPGAs
- Mentor's High Density Advanced Packaging solution certified for Samsung Foundry's most advanced packaging process
- Intel Custom Foundry Certifies Mentor Graphics Physical Verification and Circuit Simulation Tools for 10nm Tri-Gate Process
Breaking News
- TSMC September 2024 Revenue Report
- Crypto Quantique teams up with Attopsemi to simplify the implementation of PUF technology in MCUs and SoCs
- Intel, TSMC to detail 2nm processes at IEDM
- SensiML Expands Platform Support to Include the RISC-V Architecture
- MIPI Alliance Announces OEM, Expanded Ecosystem Support for MIPI A-PHY Automotive SerDes Specification
Most Popular
- Deeptech Keysom completes a €4M fundraising and deploys the first “no-code” tool dedicated to the design of tailor-made processors
- Bluetooth® V6.0 Channel Sounding RF Transceiver IP Core in 22nm & 40nm for ultra-low power distance aware Bluetooth connected devices
- Secure-IC unveils its Securyzr™ neo Core Platform at Embedded World North America 2024
- LDRA Announces Extended Support for RISC-V High Assurance Software Quality Tool Suite to Accelerate On-Target Testing of Critical Embedded Applications
- Electronic System Design Industry Posts $4.7 Billion in Revenue in Q2 2024, ESD Alliance Reports
E-mail This Article | Printer-Friendly Page |