MIPI D-PHY Tx-Only 2 Lanes in TSMC (28nm, 22nm, 16nm, 12nm, N7, N6)
Broadcom Expands Use of Cadence Verification Computing Platform to Tackle System Realization
SAN JOSE, Calif., 22 Feb 2011 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced that Broadcom Corporation, a global leader in semiconductors for wired and wireless communications, is expanding its use of the Cadence® Verification Computing Platform, Palladium® XP, to help validate its complex system designs before committing them to silicon.
“Our system designs are among the most complex in the industry, and the Cadence technologies—both emulation and transaction-based acceleration—provide the user controllability and real-world verification environments we need for system-level integration and early hardware/software system validation,” said Neil Kim, executive vice president, Operations and Central Engineering, Broadcom Corporation. “The Palladium XP technology reduces time to market and improves quality.”
The Cadence Verification Computing Platform, Palladium XP, was introduced in April 2010 and is the first fully integrated high-performance hardware/software validation platform, unifying simulation, acceleration and emulation into a single verification environment.
Broadcom is expanding its use of Palladium XP into several lines of business after evaluating the Cadence Ethernet, USB, Video and PCI Express SpeedBridge® Adapter technologies.
“System development is complex and requires software and hardware teams to work closely together to meet market window demands,” said Michał Siwiński, product marketing group director for System Realization at Cadence. “We are glad to partner with Broadcom and deliver benefits in validating their complex designs more efficiently to shorten the overall time to market with Cadence System Realization technologies.”
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
|
Cadence Hot IP
Related News
- Cadence Announces Protium Rapid Prototyping Platform and Expands System Development Suite Low-Power Verification
- Cadence Debuts Verification Computing Platform, Accelerating Time and Improving Quality of System Development
- Cadence Delivers 13 New VIP and Expands System VIP Portfolio to Accelerate Automotive, Hyperscale Data Center and Mobile SoC Verification
- Cadence Expands Virtuoso Platform with Enhanced System Design, Advanced Node Support down to 5nm, and Simulation-Driven Layout
- Digital Media Professionals Uses Cadence Palladium XP Verification Computing Platform and Hosted Design Solutions to Speed Time to Market
Breaking News
- After TSMC fab in Japan, advanced packaging facility is next
- A System On Module (SoM) developed by Electra IC: BitFlex-SPB-A7 FPGA SoM
- Weebit Nano to demo its ReRAM technology on GlobalFoundries' 22FDX® platform
- SoC Secure Boot Hardware Engine IP Core Now Available from CAST
- QuickLogic and Zero-Error Systems Partner to Deliver Radiation-Tolerant eFPGA IP for Commercial Space Applications
Most Popular
- Former Moortec executives create chip monitor startup
- PrimisAI Unveils Premium Version of RapidGPT, Redefining Hardware Engineering
- Arteris Expands Ncore Cache Coherent Interconnect IP To Accelerate Leading-Edge Electronics Designs
- Arm Announces New Automotive Technologies to Accelerate Development of AI-enabled Vehicles by up to Two Years
- Arm's Broadest Ever Automotive Enhanced IP Portfolio Designed for the Future of Computing in Vehicles
E-mail This Article | Printer-Friendly Page |