SpringSoft's Siloti System Simplifies Visibility Automation and Debug Flow for System-on-Chip Verification
HSINCHU, Taiwan--March 01, 2011 --SpringSoft, Inc. (TAIEX: 2473), a global supplier of specialized IC design software, today announced availability of its Siloti™ Visibility Automation System with a streamlined, easy-to-use flow for system-on-chip (SoC) verification and debug. The latest software release incorporates a new reusable behavior analysis database to eliminate redundant analysis cycles and speed up design preparation time by at least 10X over previous releases during debug operations with SpringSoft’s Verdi™ Automated Debug System.
SpringSoft’s Siloti system records the minimal (essential) signal data needed from logic simulation to achieve full visibility into the functional behavior of complex IC and SoC designs. This process minimizes simulation overhead and provides data that can then be used with the Verdi system for more efficient debug and analysis. The new Siloti release further enhances the visibility automation and debug flow by enabling engineers to choose the behavior analysis mode that best fits verification requirements (Verdi full signal dump or Siloti essential signal dump), transparently switch between modes, and store/reuse analysis results.
“Visibility automation is all about improving verification throughput and predictability. The ability to reuse behavior analysis results in a seamless flow with debug makes it easier to realize the productivity benefits and reduced overhead savings of these technologies,” said Thomas Li, director of product marketing at SpringSoft. “We are very excited to put our latest Siloti release in the hands of engineers. It is a major shift in the use model of visibility automation that truly lowers the barrier to entry for new users. The feedback from early adopters is remarkable with benchmark results showing as much as 100X faster load times for some multi-million gate designs.”
Simplified Visibility Automation Flow
The new Siloti flow is based on a unified essential signal database that can be shared by multiple simulation runs and works in conjunction with the open architecture of SpringSoft’s design knowledge and fast signal databases (KDB and FSDB, respectively). Essential signal analysis can be performed once per design with all results stored in the new behavior analysis database, eliminating the need to perform data analysis multiple times during debug. Engineers can also use saved results to refine the essential signal dump list used during full-chip simulation for further analysis and debug.
Siloti users will also see greater productivity with the new flow due to the user interface integration between the Siloti and Verdi environments, which now share a single graphical user interface based on the award-winning Verdi system. Users no longer have to manually switch between tools when both are used in the flow. The required tool is automatically invoked and the Siloti engine runs transparently in the background during Verdi debug operations.
Pricing & Availability
The new release of the Siloti Visibility Automation System is available today list priced starting at US$26,400 for a three-year subscription license. It is fully supported with the latest release of the Verdi Automated Debug System, which is list priced at US$14,000 for a one-year subscription license.
About SpringSoft
SpringSoft, Inc. is a global supplier of specialized automation technologies that accelerate engineers during the design, verification and debug of complex digital, analog and mixed-signal ICs, ASICs, microprocessors, and SoCs. Its award-winning product portfolio features the Novas™ Verification Enhancement and Laker™ Custom IC Design solutions used by more than 400 of today's leading IDM and fabless semiconductor companies, foundries, and electronic systems OEMs. Headquartered in Hsinchu, Taiwan, SpringSoft is the largest company in Asia specializing in IC design software and a recognized industry leader in customer service with more than 400 employees located in multiple R&D sites and local support offices around the world. For more information, visit www.springsoft.com.
|
Related News
- SpringSoft and Synopsys Link Debug Technologies to Speed Protocol Verification for SoC Designs
- SpringSoft Simplifies Verification of Low-power Chips with Advanced Power-aware Debug Solution
- Mikron Licenses Cadence Physical Verification System and QRC Extraction Solutions for 90 nm IC Design Flow
- Jasper Design Automation Releases JasperGold Apps to Solve Tough Challenges and Improve Productivity Throughout the Design and Verification Flow
- SpringSoft Announces That STMicroelectronics Uses VIA Platform to Build Custom Verification Applications for Chip Development Flow
Breaking News
- Hardent Selected as Design Services Provider for New Xilinx Kria SOMs
- Codasip Announces FPGA Evaluation Platforms for RISC-V Processor Cores
- Renesas and SiFive Partner to Jointly-Develop Next-Generation High-End RISC-V Solutions for Automotive Applications
- Synopsys Introduces PrimeLib Unified Library Characterization and Validation Solution for Accelerated Access to Advanced Process Nodes
- CAES Gaisler Signs Contract with the European Space Agency for New Advanced Space Processor
Most Popular
- TSMC certifies Aprisa place-and-route solution from Siemens on TSMC's N6 process
- TSMC Boosts Capital Budget Again, to $30B
- Expedera Introduces Its Origin Neural Engine IP With Unrivaled Energy-Efficiency and Performance
- Revenue of Top 10 IC Design (Fabless) Companies for 2020 Undergoes 26.4% Increase YoY Due to High Demand for Notebooks and Networking Products, Says TrendForce
- Groq Closes $300 Million Fundraise
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |