CAST IP and Aldec Simulators Unite for Smoother FPGA and ASIC Design Flow
Woodcliff Lake, NJ, March 7, 2011 — Semiconductor intellectual property (IP) provider CAST, Inc. and electronic design automation (EDA) firm Aldec, Inc. have partnered to ensure that CAST’s IP cores are compatible with Aldec’s suite of design verification tools.
This means that ASIC and FPGA designers using Aldec’s Riviera-PRO™ or Active-HDL™ simulators with CAST’s IP cores can count on a smooth design and verification experience. CAST is also now a member of Aldec’s Unite IP partner program.
“From high-quality products through complete product deliverables to comprehensive support and integration services, we do all we can to give CAST customers a better IP experience,” said Nikos Zervas, Vice President of Marketing for CAST. “Our partnership with Aldec continues this effort, and designers seeking superb verification tools or great IP products will both benefit.”
Aldec’s Active-HDL™ and Riviera-PRO™ HDL simulators offer a complete FPGA or ASIC verification environment, including effective design creation, and high-performance RTL and gate-level simulation. They use a high-speed, mixed-language simulation engine that supports VHDL, Verilog®, SystemVerilog and SystemC/C/C++. They also feature optimal waveform toolsets, ultra-fast debugging tools, code coverage and a set of advanced verification methods. Learn more about Aldec’s simulators and additional products at www.aldec.com.
“CAST’s reputation as an excellent IP provider makes them a good match for designers in Aldec’s growing customer base,” said Christina Toole, Marketing Manager for Aldec, Inc. “We’re pleased to recommend CAST’s IP products through our Unite IP Partner Program.”
|
CAST, Inc. Hot IP
Related News
- Aldec shortens time of ASIC design prototype bring-up in FPGA with HES-DVM Proto mode
- Aldec sets a new paradigm with a single platform for Design Rule Checking and Clock Domain Crossing Verification for FPGA and ASIC designs
- Aldec Announces HES-7, the Largest Off-The-Shelf Xilinx Virtex-7 FPGA Prototyping System at up to 288 Million ASIC Gates Capacity
- Magillem launches Rev.Enge 2.0, the ultimate design capture solution for PCB/FPGA/ASIC/FIRMWARE development, 3 new plug-ins in this release addressing Technical Documentation Flow, Legacy Formats or Designs, and Certification
- SoC Solutions Builds FPGA System in Record Time Using Synopsys' ReadyIP Flow and CAST IP Cores
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |