CAST Simplifies PCI Express FPGA Integration with Application-Level Interface Core
March 25, 2011, Woodcliff Lake, NJ -- Semiconductor intellectual property (IP) provider CAST, Inc. has released an IP core that makes it easier to integrate PCI Express in an FPGA-based system.
The new PCIEXPAIF IP Core provides a high-level interface between popular system buses like AMBA® AXI4 and the PCI Express hard macro blocks available from FPGA vendors Altera and Xilinx. The core includes an extensible DMA and other functions to encode and decode Transaction Layer Packets, relieving the designer from directly managing this lower-level activity and enabling an application-level focus.
The interface core supports the 32- and 64-bit versions of the open source Wishbone Bus and the AMBA® AHB™, AXI™ and AXI4 buses. The Altera version is compatible with Altera Cyclone® IV GX, Arria® II GX, Stratix® IV GX, and Stratix V GX devices. The Xilinx version is compatible with Virtex®-5, Virtex-6 and Spartan®-6 devices. Support for additional buses, vendors, or device families is available on request.
Learn more about the PCIEXPAIF core and see sample implementation results at the CAST website: http://www.cast-inc.com/ip-cores/pci-express/pciexpaif/index.html
About CAST, Inc.
CAST, Inc. is a privately held company that enables quicker, less expensive electronic system on chip (SoC) realization through semiconductor IP products and supporting services. The company features advanced image/video processing and microcontroller IP families, plus the memory controllers, high-speed buses, peripherals, and other functions needed to build complete systems. Many of these are available pre-integrated in the form of Processor and Application Platforms. CAST overall strives to give customers a better IP experience through proven IP products; rapid, effective support; and reduced risk due to 17 years in the IP industry. Learn more at www.cast-inc.com.
|
CAST, Inc. Hot IP
Related News
- PLDA Announces Integration of its PCIe 2.0 controller with advanced AMBA AXI interface in Microsemi's new SmartFusion2 SoC FPGA
- PLD Applications' PCI-SIG-tested x1, x4, x8 PCI Express IP Core validated for FPGA and ASIC integration
- Rambus Delivers PCIe 6.0 Interface Subsystem for High-Performance Data Center and AI SoCs
- Achronix Selects Synopsys' Leading DesignWare IP Solutions to Accelerate Development of High-Performance Data Acceleration FPGA
- Rambus Announces Comprehensive PCI Express 5.0 Interface Solution
Breaking News
- Fractile raises $15m seed funding to develop radical new AI chip and unlock exponential performance improvements from frontier AI models
- Ceva Bluetooth Low Energy and 802.15.4 IPs Bring Ultra-Low Power Wireless Connectivity to Alif Semiconductor's Balletto Family of MCUs
- Agile Analog delivers customizable IP on GlobalFoundries' FinFet and FDX processes
- Ian Walsh appointed as Sondrel's Regional VP for America
- Systems Designed Today Must Support Post-Quantum Cryptography Tomorrow
Most Popular
- Imagination Technologies announces new capital investment from Fortress Investment Group
- Alphawave Semi: Q2 2024 Trading and Business Update
- Agile Analog delivers customizable IP on GlobalFoundries' FinFet and FDX processes
- Efinix Releases Topaz Line of FPGAs, Delivering High Performance and Low Power to Mass Market Applications
- Comcores supports BAE systems as a key partner with JESD204C IP
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |