Small-size ISP (Image Signal Processing) IP ideal for AI camera systems.
RF Engines Ltd (RFEL) adds real time Image Processing of HD video to its range of IP cores and system design work
Newport, Isle of Wight, UK – 6 April 2011 -- RF Engines Limited (RFEL) has announced that it is adding Image Processing IP (Intellectual Property) to its extensive range of Digital Signal Processing (DSP) solutions that run on FPGAs. “Several of our existing customers have asked us to develop and implement designs for their projects,” explains John Summers, RFEL’s CEO. “Just as in the case of our existing area of expertise – high specification RF signal processing – there are standard off-the-shelf packages that can solve many problems. However, when the problem becomes more challenging, a high performance bespoke solution is needed, and that is where we come in.”
The needs of real-time, video Image Processing on FPGAs, perhaps from multiple image sources or simply at very high resolutions, demand efficient and sometimes novel use of the sophisticated functionality available in today’s programmable devices and tool chains. Where the physical resources are constrained by size or power limitations, for example in upgrades to existing products, there is also a need for innovation in the architecture of processing solutions and their implementation in FPGA devices. This innovation is something that RFEL has provided routinely in its world-class signal processing solutions.
There is considerable overlap between the capabilities and techniques used to produce RFEL’s existing portfolio of award-winning DSP cores and the computational needs of Image Processing. The company will leverage this overlap to provide fast time to market solutions that are already tested and verified, therefore reducing development risk. RFEL’s Image Processing solutions will be available as IP cores running on FPGAs in the same manner as their existing IP range. “Our engineers are extremely good at mapping algorithms into optimised architectures to fit onto FPGAs and deliver outstanding performance,” added Summers. “It’s not straightforward to determine which tradeoffs will give the best results, but as they do this every day, they achieve a quality of results that attracts customers from around the world who are seeking the most optimal solution to meet their system requirements.”
Full details on RFEL’s range of Image Processing cores will be made available later in 2011.
RF Engines Ltd
RF Engines Limited (RFEL) is a UK-based electronic systems designer, providing high specification signal processing solutions for FPGAs, as well as supplying digital receiver and complete product solutions for the homeland security, defence, communications and instrumentation markets. Applications include communications base stations, satellite communications systems, test and measurement instrumentation, and bespoke wideband receivers/transceivers.
|
Related News
- RFEL adds Ultra-Low Latency Distortion Correction to its growing range of HD video enhancement solutions
- RF Engines adds world’s first off-the-shelf Polyphase DFT cores to its range of signal processing technologies
- RFEL announces updates to its flagship "Video Fusion" high definition video processing IP core
- RFEL adds new Wideband DDC to its signal processing range
- Altera Accelerates "Beyond HD" Video Processing with High-Performance System Development Kit
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |