TSMC 3nm (N3E) 1.2V/1.8V I3C Libraries, multiple metalstacks
Cadence exec discusses China strategy
Anne-Françoise PELE, EETimes
4/6/2011 11:50 AM EDT
PARIS – For the past few years, most of the growth in the EDA industry has been occurring in the Asia-Pacific Region, including China. A recent collaboration with China-based Spreadtrum Communications Ltd. has illustrated Cadence Design Systems' intention to seize opportunities and further strengthen its position on the Chinese market.
In an interview with EE Times, Charlie Huang (see photo), senior vice president and chief strategy officer at Cadence Design Systems Inc., discussed the current semiconductor landscape in China, what Cadence is finding through its R&D facilities in the nation and the company's news and how it will affect the semiconductor industry at large.
E-mail This Article | Printer-Friendly Page |
|
Cadence Design Systems, Inc. Hot IP
Cadence Design Systems, Inc. Hot Verification IP
Related News
Breaking News
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PiMCHIP Deploys Ceva Sensor Hub DSP in New Edge AI SoC
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
Most Popular
- DENSO and U.S. Startup Quadric Sign Development License Agreement for AI Semiconductor (NPU)
- Xiphera and Crypto Quantique Announce Partnership for Quantum-Resilient Hardware Trust Engines
- Arm's power play will backfire
- Alchip Announces Successful 2nm Test Chip Tapeout
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs