England's Jennic rolls out IP cores for ATM networks
England's Jennic rolls out IP cores for ATM networks
By Semiconductor Business News
March 1, 2002 (11:49 a.m. EST)
URL: http://www.eetimes.com/story/OEG20020301S0057
SHEFFIELD, England -- Jennic Ltd., a supplier of intellectual-property (IP) cores, here rolled out new additions to its family of ATM segmentation and reassembly (SAR) chip engines. The new cores extend the bandwidth of its Modular ATM Segmentation And Reassembly (SAR) family to 622-megabits-per-second (Mbps), from 155-Mbps in previous versions, according to the Sheffield-based company. "By continuously enhancing and expanding the Modular SAR family, we now offer our access customers an easy way of sourcing all their ATM transport needs," said Jim Lindop, Jennic's CEO. The Modular SAR family facilitates transport of digital video, voice and data via ATM networks. The programmable hardware implementation is specifically designed to target low-power and low-cost broadband Internet access solutions. Applications include xDSL and ATM-over-passive optical network (APON) home gateways, and office local and wide area network hub and network interfac e devices. The highly-configurable Modular SAR products are based on a 102,000 gate core, which includes dedicated support for real-time data interfaces that bypass the host processor. ATM Adaptation Layer 0, 1, 2 and 5 are supported at full line-rate, with traffic shaping for constant bit rate (CBR), variable bit rate (VBR) and unspecified bit rate (UBR) service classes. The modular design facilitates the integration of ATM functionality into an end system, allowing customization for the target application. A number of host interfaces are available, enabling optimal integration with a variety of processors. For example, with AHB interface and 16 VCs, the total dimensions of an integrated Modular SAR, including RAM, are around 1.8 x 1.8 mm² when manufactured in a typical 0.18-micron process.
Related News
- Jennic rolls out IP blocks for processors and frames in 10-Gbps networks
- Imagination rolls out new 'Heterogeneous Inside & Out' MIPS CPU
- Actel Rolls Out Industry's First FPGA-Based System Management for MicroTCA Market
- Taiwan's Via Technologies rolls out fastest embedded processor
- Xylon rolls out IP support for XILINX'S new SPARTAN-3 platform - the world's lowest-cost FPGA
Breaking News
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- T2M-IP Unveils Revolutionary MIPI D-PHY & DSI Controller IP Cores with speed 2.5Gbps/lane, Redefining High-Speed Data Transfer and Display Interfaces
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Faraday Partners with Arm to Innovate AI-driven Vehicle ASICs
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
E-mail This Article | Printer-Friendly Page |