Sonics releases memory scheduler core
Sonics releases memory scheduler core
By Nicolas Mokhoff, EE Times
March 4, 2002 (3:49 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020304S0059
PARIS Sonics Inc. introduced a memory scheduler core at the Design Automation and Test in Europe conference here. The intellectual property core will sit between any memory controller based on the Open Core Protocol and the company's SiliconBackplane MicroNetwork IP, a glue for IP cores. The Open Core Protocol (OCP) is a defined interface between IP cores and on-chip communication subsystems that is promoted by Sonics (Mountain View, Calif.) and other IP vendors. The MemMax scheduler core provides the initiator and task information necessary to schedule memory transactions in a way that maximizes memory performance, Sonics said. The patent-pending core has demonstrated DRAM access efficiency improvements up to 40 percent greater than traditional fixed-bus approaches, according to Drew Wingard, chief technical officer at Sonics. "MemMax consolidates the intelligence requir ed to effectively manage data at what is almost always the most congested target on the chip the shared memory subsystem," he said. An optimized memory subsystem solution would consist of a MemMax scheduler, a conventional DRAM controller with an OCP interface, and DRAM chips, according to Wingard. MemMax is configurable through a graphical user interface and can support up to eight request threads with three level of services. The core is available immediately; pre-design licensing fees start at $75,000.
Related News
- Mediatek Licenses Sonics' NoC and Memory Scheduler IP
- Sonics Unveils Industry's First IP Solution to Solve Memory Bottlenecks and Increase Memory Bandwidth Utilization
- Sonics Combines DRAM Scheduler with Synopsys Protocol Controller For Integrated High-Performance Memory Subsystem
- Sonics Memory Scheduler Improves Memory Efficiencies in High-Bandwidth SoCs
- New Version of Sonics Memory Scheduler Eliminates Critical SoC Design Challenge for Convergence Applications
Breaking News
- Arm revenues up 47%; shares fall
- Sondrel awarded new Video Processor ASIC design and supply contract for a leading provider of High-Performance Video systems
- X-Silicon Announces a NEW Low-Power Open-Standard Vulkan-Enabled C-GPU™ - a RISC-V Vector CPU Infused with GPU ISA and AI/ML acceleration in a Single Processor Core
- Softbank reported to be in talks to buy Graphcore
- VESA Elevates PC and Laptop HDR Display Performance with Updated DisplayHDR Specification
Most Popular
- Synopsys Enters Definitive Agreement to Sell its Software Integrity Business to Clearlake Capital and Francisco Partners
- Fabless semiconductor startup Mindgrove launches India's first indigenously designed commercial high-performance MCU chip
- sureCore announces successful tape-out of cryogenic IP demonstrator
- Siemens delivers end-to-end silicon quality assurance for next-generation IC designs with new Solido IP Validation Suite
- Announcing Availability of Silicon-Proven 12bit 1Msps SAR ADC IP Core for Whitebox Licensing with Royalty Free
E-mail This Article | Printer-Friendly Page |