The art of embedding Non-Volatile Memories renewed by Dolphin Integration's Cache
Grenoble, May 20, 2011. Dolphin Integration launches I-Stratus-LP, the first Cache Controller with a unique architecture optimized for Low-Power.
Associated with the company's Low-Power SRAM, this Cache Controller creates an “apparent NVM” with unmatched performances: up to 8 times less consuming and up to 3 times faster when compared to the sole NVM!
In addition, Dolphin’s Cache Controller has been designed for facilitating its usage by SoC integrators: no need to be a specialist of cache! I-Stratus-LP is able to change its parameters on the fly for minimizing the power consumption.
Similar performances can be reached with an external NVM (eg. NOR Flash…).
In order to benefit from a free evaluation or if you want more information, click here or contact logic@dolphin.fr.
About Dolphin Integration
Dolphin Integration is up to their charter as the most adaptive and lasting creator in the Microelectronics Design Industry to "enable mixed signal Systems-on-Chip". It stars a quality management stimulating reactivity for innovation as well as independence and partnerships with Foundries. Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components. The strategy is to follow product launches with evolutions addressing future needs, emphasizing resilience to noise and drastic reductions of power-consumption at SoC level, thanks to their own missing EDA solutions enabling Integration Hardware Modeling (IHM) and Application Hardware Modeling (AHM) as well as early Power and Noise assessment, plus engineering assistance for Risk Control.
For more information about Dolphin, visit: www.dolphin.fr/rock
|
Dolphin Design Hot IP
Always-on Voice Activity Detection interfacing with analog microphones
Low-BoM, inductor-based buck switching regulator with high efficiency, full PWM ...
Linear regulator with ultra low quiescent current for retention applications, DE ...
Retention Alternative Regulator, combines high efficiency in normal mode and ult ...
Related News
- R-Stratus-LP silicon IP reduces significantly power consumption of flash memories
- HiTrend selects Dolphin Integration's cache controller for its next generation of smart energy metering chips
- Dolphin Integration launches new AHB compliant Cache controller to meet growing demand for both energy efficient and faster SoC with NVM
- Dolphin Integration announces the availability of a complete FREE evaluation kit for its Memory CACHE controller
- Dolphin Integration launches a new breed of cache controller, dynamically self-configured to minimize power consumption
Breaking News
- Dual Mode Bluetooth v5.2 SW Link Layer, Protocol Stack SW, Profiles licensed for ultra-low power 22nm True Wireless (TWS) Earbuds SoC
- Renesas Launches New General-Purpose 64-Bit RZ/G2L Group of MPUs with Latest Arm Cortex-A55 for Improved AI Processing
- PLDA Announces XpressLINK-SOC CXL Controller IP with Support for the AMBA CXS Issue B Protocol
- TSMC Boosts Capital Expenditure Budget on Strong Outlook
- DCD With EBBM in USA & Greece
Most Popular
- TSMC Boosts Capital Expenditure Budget on Strong Outlook
- TSMC to Kick off Mass Production of Intel CPUs in 2H21 as Intel Shifts its CPU Manufacturing Strategies, Says TrendForce
- Gartner Says Worldwide Semiconductor Revenue Grew 7.3% in 2020
- Value of Semiconductor Industry M&A Agreements Sets Record in 2020
- PLDA Announces XpressLINK-SOC CXL Controller IP with Support for the AMBA CXS Issue B Protocol
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |