Paradigm Works Announces that VerificationWorks is Now UVM 1.0 Compliant
Andover, MA, May 30, 2011 — Paradigm Works, a world-class leader in ASIC and FPGA software and development services, today announced that its VerificationWorks™ verification productivity software suite is UVM 1.0 compliant. Paradigm Works is pleased to support and contribute to Accellera's recent approval of version 1.0 of its Universal Verification Methodology (UVM) standard.
The VerificationWorks™ suite enables rapid project rampup by generating a project environment that is ready-to-go out of the box, complete with directory trees, run software templates, automation for register testing, scoreboard software, a verification IP library, and a convenient interface for viewing regression test results.
VerificationWorks™ is a platform for a complete verification solution and is architected to be simulator independent while supporting industry standard methodologies such as UVM, VMM, and OVM. It can be easily customized to support any reuse methodology adopted by the user.
|
Related News
- Paradigm Works Releases UVM 1.x VerificationWorks
- Paradigm Works Releases Free Open Source UVM 1.x VerificationWorks Scoreboard
- Paradigm Works Announces VMM 1.0 enhancements to its SystemVerilog FrameWorks VMM Template Generator software
- IntelliProp to Demo Gen-Z 1.0 Compliant IP at Flash Memory Summit 2018
- Sibridge Technologies VIPs adopt UVM 1.0
Breaking News
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Leveraging Cryogenics and Photonics for Quantum Computing
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
- Credo at TSMC 2024 North America Technology Symposium
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results
E-mail This Article | Printer-Friendly Page |