32-Bit RISC-V Embedded Processor and Subsystem, Maps ARM M-0 to M-4. Optimal PPA,
Xylon Announces new Memory Controller IP core
New logiMEM_arb Memory Controller IP core
New Xylon's memory controller IP core fully utilizes Xilinx® Memory Controller Blocks (MCB) in Xilinx Spartan®-6 FPGAs
Zagreb (Croatia) -- June 1, 2011 – The new Xylon’s logiMEM_arb memory controller and arbiter IP core allows users to easily connect SDRAM, DDR, DDR2, DDR3, or LPDDR memories to FPGAs. Designed specially for Xilinx Spartan-6 FPGAs, the IP core fully utilizes Xilinx’s MCB embedded block multi-port memory controller hard IP cores and enables the maximum achievable memory bandwidths of up to 6.4 GB/sec.
This memory controller supports a total of up to 16 ports for on-chip processor and peripheral IP connections, and by means of memory interleaving, simultaneous memory accesses of up to 8 IP cores. The simultaneous memory accesses greatly improve memory bandwidth utilization of external SDRAM devices. The IP core can use all available MCBs within the certain Xilinx Spartan-6 chip.
Controller’s ports for IP connections are very programmable. Users can configure the ports to support different on-chip bus standards: AMBA® AXI4, CoreConnect Processor Local Bus (PLB), Xilinx Cache Link for Xilinx’s soft-CPU MicroBlaze(TM) cache interface, Xilinx Native Port Interface (NPI) and Xylon Memory Bus (XMB).
Just like all other Xylon logicBRICKS IP cores, the logiMEM_arb memory controller and arbiter IP core is fully compatible with the Xilinx Platform Studio and the EDK integrated software development tools. FPGA designers can setup the IP core configurations through a GUI, optimize feature sets and control the utilization of FPGA resources, and in a drag & drop fashion, implement Xilinx SoC without hand coding.
For datasheet and general information about the logiMEM_arb Memory Controller and Arbiter IP core please visit:
http://www.logicbricks.com/Products/logiMEM_arb.aspx.
The logiMEM_arb IP core is used in the logiTAP Platform for Embedded GUI Developments platform’s reference design.
|
Xylon Hot IP
Related News
- Rambus Advances AI 2.0 with GDDR7 Memory Controller IP
- Digital Blocks AMBA Multi-Channel DMA Controller IP Core Family Extends Leadership with releases for core DMA Engines in RISC-V® & ARM® Systems and Peripherals to Memory Applications
- Rambus Boosts AI Performance with 9.6 Gbps HBM3 Memory Controller IP
- OPENEDGES Extends Partnership with InnoGrit Corp for 6nm LPDDR5/4X/4 Memory Controller IP
- Mobiveil's PSRAM Controller IP Lets SoC Designers Leverage AP Memory's Xccela x8/x16 250 MHz PSRAM Memory
Breaking News
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Leveraging Cryogenics and Photonics for Quantum Computing
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
- Credo at TSMC 2024 North America Technology Symposium
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results
E-mail This Article | Printer-Friendly Page |