MIPI C-PHY v2.0 D-PHY v2.1 RX 2 trios/2 Lanes in TSMC (N5, N3E, N3P)
Sonics Named as Early Supporter for Phase Two of the AMBA 4 Specification
Serves as Advance Reviewer for New interface Protocol; Existing, Future Products to Support Latest AMBA 4 Specification
SAN DIEGO, Calif., DESIGN AUTOMATION CONFERENCE -- June 6, 2011 -- Sonics, Inc.®, today announced that it will support AMBA 4 AXI Coherency Extensions (ACE™), the second phase of the AMBA® 4 protocol unveiled this week at the Design Automation Conference (DAC) in San Diego. Phase two of the AMBA 4 specification will include new hardware support for cache coherency extensions, barrier support and virtual memory additions that together simplify the programming of multicore systems while increasing performance. Sonics will support phase two of the AMBA 4 protocol in both existing and future products, including SonicsSX and SonicsLX as well as products slated for announcement later this year. Sonics’ new StudioXE™ system-level design tool announced this week will also support phase two of the AMBA 4 interface, enabling designers to easily utilize the increased configurability enhancements of AMBA 4 sockets in their complex SoC designs. In addition to Sonics’ on-chip network products, the company’s MemMax family of advanced memory schedulers can leverage features of the AMBA 4 protocol to deliver increased memory subsystem performance.
“Sonics has long been an early and supportive adopter of the AMBA specification, and has played an important role as an advance reviewer in phase two of AMBA 4,” said Mike Dimelow, director of marketing, Processor Division, ARM. “Partners, such as Sonics, are essential to help encourage the rapid proliferation of these key de facto standards. Its continued support to ARM and the ARM ecosystem will help drive SoC innovation.”
Sonics is the world’s number one supplier of on-chip communications networks and innovative memory IP, and helps designers eliminate memory bottlenecks and network challenges in complex, multicore embedded SoCs for mobile, digital entertainment, home networking, wireless and automotive applications. Sonics’ products provide complete support for all AMBA protocols, including AMBA 3 AXI™, AHB™ and APB™.
“It’s critical for our customers to see that Sonics supports the most advanced interface standards as they prepare for their next-generation designs and roadmaps,” said Jack Browne, senior vice president of sales and marketing at Sonics. “Over the years, we’ve worked closely with ARM to ensure early adoption of their latest AMBA specifications, and have served as a key contributor and partner in the review process. This early alignment with ARM reinforces our commitment to quality and interoperability across the design community, and provides assurance that Sonics will be among the first to market alongside ARM –delivering the industry’s most advanced on-chip communications functionality and increased efficiencies.”
About Sonics
Sonics, Inc. is a pioneer of network-on-chip (NoC) technology and today offers SoC designers the largest portfolio of intelligent, on-chip communications solutions for home entertainment, wireless, networking and mobile devices. With a broad array of silicon-proven IP, Sonics helps designers eliminate memory bottlenecks associated with complex, high-speed SoC design, streamline and unify data flows and solve persistent network challenges in embedded systems with multiple cores. As the leading supplier of on-chip communications networks, Sonics has enabled its customers to ship more than one billion units worldwide. Founded in 1996, Sonics is headquartered in Milpitas, Calif. with offices worldwide. For more information, please visit www.sonicsinc.com, www.sonicsinc.com/blog
|
Related News
- Sonics Announces Support for AMBA 4 Specification
- Arteris Supporting Deployment of ARM's AMBA 4 ACETM Specification
- New AMBA 4 Specification Optimizes Coherency for Heterogeneous Multicore SoCs
- Arteris Announces Support For New ARM AMBA 4 Interconnect Specification
- ARM AMBA 4 Specification Maximizes Performance and Power Efficiency
Breaking News
- Silicon Proven AV1 Decoder IP with support for 12-bit pixel size and 4:4:4 Chroma Sub-Sampling Released by Allegro DVT
- Cadence Enables Next-Gen AI and HPC Systems with Industry's Fastest HBM4 12.8Gbps IP Memory System Solution
- S2C and Andes Technology Announce FPGA-Based Prototyping Partnership to Accelerate Advanced RISC-V SoC Development
- PQShield launches UltraPQ-Suite for deeply specialized implementations of post-quantum cryptography
- Andes Technology and Imagination Technologies Showcase Android 15 on High-Performance RISC-V Based Platform
Most Popular
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- Cadence to Acquire Arm Artisan Foundation IP Business
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New Breakthroughs in China's RISC-V Chip Industry
- Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |