Fujitsu Kyushu Network Technologies Limited Adopts Atrenta's SpyGlass AutoVerify for RTL Functional Checks
San Diego, Calif. - June 6, 2011 -Atrenta Inc., a leading provider of SoC Realization solutions for the semiconductor and electronic systems industries, today announced at the Design Automation Conference here that Fujitsu Kyushu Network Technologies Limited has adopted its SpyGlass® AutoVerify for Advanced Lint analysis to achieve design quality of results (QoR) and design productivity improvements in their ASIC/FPGA flows.
Atrenta has recently extended its SpyGlass family by adding an Advanced Lint feature, which uses formal verification techniques to detect hard-to-find design problems early - and fix them even before functional verification begins. Advanced Lint capabilities include extensive finite state machine (FSM) checks and audit capabilities, dead code checks, parallel and full-case pragma verification, bus contention and floating bus detection. As part of the SpyGlass platform, the solution provides extensive support for VHDL and Verilog as well as System Verilog.
Fujitsu Kyushu Network Technologies Limited performed rigorous evaluation of the Advanced Lint capability and identified several critical problems in RTL through its use.
"With verification taking as much as 70% of total design cycle time, we believe that verification at the early stages of design can provide significant improvement in productivity," said Yuji Yoshitani, Senior Engineer, Development Dept.II, System logic Development Center at Fujitsu Kyushu Network Technologies Limited . "With SpyGlass AuoVerify , we were able to identify deeper RTL issues using formal technologies which are hard-to-find using basic linting or a simulation based methodology. SpyGlass AutoVerify enables us to check "RTL activation status", such as checking dead code, FSM deadlocks, unreachable states, static registers and initialized values of registers."
"Atrenta's SpyGlass is already a de-facto industry standard in linting solutions, and the only platform to perform RTL analysis for linting, power, DFT, clock domain crossing, timing constraints and routing congestion,” said Ramesh Dewangan, senior director, product marketing for the SpyGlass platform at Atrenta. "Fujitsu Kyushu Network Technologies Limited's adoption of our SpyGlass Advanced Lint solution further validates the enhanced value of our SpyGlass platform."
About Atrenta Atrenta is a leading provider of SoC Realization solutions for the semiconductor and electronic systems industries. As one of the largest private electronic design automation companies, Atrenta provides a comprehensive SoC Realization solution that delivers higher quality semiconductor IP, predictable design coherence, automated chip assembly and improved implementation readiness. Its SpyGlass® and GenSys® products and GuideWare reference methodologies open the way for broader deployment of system on chip (SoC) devices in the marketplace, improving time to market, reducing implementation costs and lowering risk. With over 170 customers, including 18 of the top 20 semiconductor and consumer electronics companies, Atrenta enables the most complex SoC designs in the world. Atrenta, the SoC Realization Company. www.atrenta.com.
|
Related News
- Atrenta's SpyGlass-CDC Solution Boosts IP Integration Efficiency for Fujitsu Kyushu Network Technologies
- Atrenta Ships the Industry's Most Comprehensive RTL Platform
- SpringSoft's Certitude Functional Qualification System Deployed by Fujitsu Semiconductor to Further Improve Verification Quality of Automotive Microcontroller
- Syntiant Adopts Movellus' Clock Network for its Low-Power NDP120 Deep Learning Processor
- Silicon Library Adopts Averant's Solidify Automated Checks Using CDC Inc. EDA Cloud Services
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |