32-Bit RISC-V Embedded Processor and Subsystem, Maps ARM M-0 to M-4. Optimal PPA,
Dolphin Integration brings relief to Assertion-Based Verification
Grenoble, France -- June 10, 2011 -- New releases of SLED SDG and SMASH provide extended support of PSL, the Property Specification Language, allowing the generation of property-based random test patterns and the verification of PSL assertions on designs using multiple clocks.
SMASH 5.17 also provides state-of-the-art compliance with the subset of System Verilog Assertions (SVA) dedicated to Assertion-Based Verification.
Dolphin’s standalone waveform viewer ICD, the Interactive Curve Display rel. 1.1, will provide the capability to apply PSL assertions by post-processing existing waveforms coming from any simulator. Simulation results can be post-processed as many times as needed to design a verification plan with new assertions. New or updated assertions can be applied to the simulation results without simulating again the device under test. The screenshot below also shows how assertions can be applied and visualized in ICD.
Free discovery options of these new releases of SLED, SMASH and ICD will be available for download from Dolphin’s website before June end http://www.dolphin.fr/eda.
In the meantime, do not hesitate to contact the EDA Marketing Manager, Nathalie Dufayard, at solutions@dolphin-integration.com.
About Dolphin Integration
Dolphin Integration is up to their charter as the most adaptive and lasting creator in the Microelectronics Design Industry to "enable mixed signal Systems-on-Chip". It stars a quality management stimulating reactivity for innovation as well as independence and partnerships with Foundries. Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components. The strategy is to follow product launches with evolutions addressing future needs, emphasizing resilience to noise and drastic reductions of power-consumption at SoC level, thanks to their own EDA solutions enabling Integration Hardware Modeling (IHM) and Application Hardware Modeling (AHM) as well as early Power and Noise assessment, plus engineering assistance for Risk Control.
For more information about Dolphin, visit: www.dolphin.fr/eda
|
Dolphin Design Hot IP
Related News
- DOLPHIN Integration moving ahead towards Assertion-Based Verification with SLASH
- OneSpin Delivers First SystemC Assertion-Based Formal Verification Solution
- OneSpin Solutions Offers Full Availability of its Cloud Computing System After Successful Beta Program
- OneSpin launches industry’s first comprehensive solution for automatic metric-driven formal assertion-based verification coverage analysis and measurement
- NextOp Reduces Engineering Development Time with BugScope Assertion Synthesis for Assertion-Based Verification
Breaking News
- Credo at TSMC 2024 North America Technology Symposium
- Cadence Reports First Quarter 2024 Financial Results
- Rambus Advances AI 2.0 with GDDR7 Memory Controller IP
- Faraday Reports First Quarter 2024 Results
- RAAAM Memory Technologies Closes $4M Seed Round to Commercialize Super Cost Effective On-Chip Memory Solutions
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Faraday Partners with Arm to Innovate AI-driven Vehicle ASICs
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
E-mail This Article | Printer-Friendly Page |