MIPI C-PHY v2.0 D-PHY v2.1 RX 2 trios/2 Lanes in TSMC (N5, N3E, N3P)
Mixel Achieves First Silicon Success With Its MIPI M-PHY IP
Mixel’s customers are saving several man-years of platform development effort
SAN JOSE, Calif.--June 13, 2011--Mixel® Inc., the leader in mobile Mixed-Signal Intellectual Property (IP), announced today that it has achieved first time success with its MIPI® M-PHY IP test chip silicon. Mixel’s M-PHY IP supports both TYPE I and TYPE II operation, A and B data rates, and all current and future MIPI M-PHY use-cases, such as DigRF v4, UniPro 1.4, CSI-3, LLI, and JEDEC’s UFS. The MXL-MIPI-M-PHY-HSG2 supports High-Speed (HS) Gear1 (G1) and Gear2 (G2), as well as Low-Speed Gear 0 (LS-G0) through LS-G7. The IP supports the recently released 1.0 version of the M-PHY specifications.
“We continue to live up to Mixel’s motto, ‘First time silicon success is the rule, no exception,’” said Ashraf Takla, Mixel President and CEO. “The M-PHY is the most versatile PHY available today. In spite of its complexity, the Mixel team was able to verify the M-PHY’s complete functionality within two weeks of receiving the daughter card incorporating the Mixel M-PHY test chip. We believe that this first-time success puts Mixel squarely ahead of the pack,” he added.
Mixel has already licensed its M-PHY to customers for deployment in both TYPE I and TYPE II systems. Mixel’s first-silicon success announcement coincides with the MIPI Alliance’s M-PHY 1.0 Launch.
“We are delighted that Mixel is able to announce this impressive achievement to coincide with our M-PHY 1.0 launch,” said Joel Huloux, Chairman of the MIPI Alliance. “With these announcements, and the increasing use-cases that M-PHY is attracting, such as the recently announced USB 3.0 Promoter Group’s SuperSpeed Inter-Chip specification, it is clear the M-PHY momentum is rapidly building,” he added.
Mixel collaborates closely with all its MIPI ecosystem partners, which include, among many others, Agilent Technologies.
“We are working closely with Mixel to co-validate our M-PHY test portfolio with their first M-PHY silicon even prior to the formal M-PHY 1.0 spec. release,” said Roland Scherzinger, Agilent Technologies' MIPI Program Manager. “Mixel’s silicon is the first that has been made available to us from a MIPI IP vendor. We were excited to see that the IP is performing very well with our established measurements tools,” he added.
Mixel M-PHY platform has been made available to Mixel’s customers and partners to use for their own product development and validation effort. Mixel’s customers are now using the MMP to develop their RTL and to debug, evaluate and demo their MIPI products. This typically saves several man-years of platform development.
Mixel, together with some of its MIPI ecosystem partners will be jointly demonstrating their M-PHY solutions in the MIPI face-to-face meeting on the 16th of June, in Copenhagen, Denmark.
About Mixel
Mixel is the leader in mixed-signal mobile IPs and offers a wide portfolio of high-performance mixed-signal connectivity IP solutions. Mixel’s mixed-signal portfolio includes PHYs and SerDes, such as Mobile PHYs (MIPI® D-PHY, M-PHYSM, DigRF, and MDDI), general purpose Transceivers, and high-performance PLL and DLL IP cores. For more information contact Mixel at info@mixel.com or visit www.mixel.com.
About The MIPI Alliance
MIPI Alliance is a global, collaborative organization comprised of companies that span the mobile ecosystem and are committed to defining and promoting interface specifications for mobile devices. MIPI Specifications establish standards for hardware and software interfaces which drive new technology and enable faster deployment of new features and services.
|
Mixel, Inc. Hot IP
Related News
- Mixel Achieves First-Time Silicon Success with MIPI D-PHY RX+ Configuration
- Cosmic Circuits' announces silicon proven MIPI M-PHY in multiple 28nm flavors, provides complete offering for a mobile platform
- Anapass Achieves First-Time Success with Mixel's Complete MIPI Solution
- Leadcore Achieves First-Pass Silicon Success with DesignWare MIPI IP in Smartphone Application Processor SoC
- Kawasaki Microelectronics Achieves First-Silicon Success with Mixel's MIPI and MIPI/LVDS Unified Solutions
Breaking News
- Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions
- Cadence Advances AI in the Cloud with Industry-First DDR5 12.8Gbps MRDIMM Gen2 Memory IP System Solution
- Thalia joins GlobalFoundries' GlobalSolutions Ecosystem to advance IP reuse and design migration
- MosChip® to showcase Silicon Engineering Services at TSMC 2025 North America Technology Symposium
- Alphawave Semi Audited Results for the Year Ended 31 December 2024
Most Popular
- New Breakthroughs in China's RISC-V Chip Industry
- Cadence to Acquire Arm Artisan Foundation IP Business
- Analog Bits to Demonstrate IP Portfolio on TSMC 3nm and 2nm Processes at TSMC 2025 Technology Symposium
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- Shifting Sands in Silicon by Global Supply Chains
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |