Altera casts spotlight on IP integration tool
Altera casts spotlight on IP integration tool
By Crista Souza, EBN
March 7, 2002 (10:32 a.m. EST)
URL: http://www.eetimes.com/story/OEG20020307S0018
To simplify PLD designs that use third-party or home-grown intellectual property, programmable logic suppliers are touting software tools that accelerate IP integration. This week at the Embedded Systems Conference in San Francisco, Altera Corp. will spotlight SOPC Builder, a tool it created to automate the process of defining, configuring, and linking IP blocks-including multiple processors-to Altera's PLDs, said Bob Garrett, marketing manager for software and tools at Altera's Santa Cruz, Calif., design center. SOPC Builder reduces the integration process from months to minutes, according to Altera. "At the end of the day, the designer has to be able to put the design together," Garrett said. "If they're out there hacking away at Verilog or VHDL, they're not getting it done." SOPC Builder is designed to allow users to select IP blocks and configure their design parameters using a drop-down list that includes communications, DSP, microproce ssor, and bus interface cores, as well as their own IP. The tool then automatically generates a synthesized netlist, simulation test-bench, and custom software library that reflect the hardware configuration. Xilinx Inc., San Jose, recently outlined a similar design approach offered by its System Generator tool. The menu-driven application is touted as an essential tool in the design of PowerPC-based Virtex-II Pro parts, but is also considered a valuable design aid for general-purpose complex programmable devices, or what Xilinx calls "platform FPGAs." SOPC Builder evolved from Altera's System Builder IP integration tool and was first used in development kits for Nios-processor-based Excalibur devices. Now the company is expanding its use to more general-purpose SOPC designs. The available IP is optimized for Altera's ARM, Nios, and Atlantic products, but the aim is to introduce a wider array of nonprocessor-specific IP, Garrett said. "The combination of easily accessible IP and a powerful system integration tool is a significant design asset for sophisticated, high-density PLD users and embedded systems designers alike," said Paul Zorfass, an analyst at IDC, Framingham, Mass. SOPC Builder is included in the Excalibur Nios Development Kit and Excalibur ARM Solutions Pack, and can be downloaded from www.altera.com. The tool will be integrated in future versions of Quartus II design software.
Related News
- Altera's Quartus II Software Version 11.0 Features the Production Release of Qsys System Integration Tool
- Altera Launches Embedded Initiative with New System Level Integration Tool for Embedded Systems Configurability
- Altera Streamlines the Evaluation of High-Speed Serial Transceivers In FPGAs and SoCs with Its Latest Verification Tool
- Altera JESD204B Solutions Simplify Integration of Leading-edge Data Converters in FPGA-based Systems
- 3-D integration takes spotlight at ISPD
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |