Dolphin Integration announces breaking density records with the AURA Single Port memory registers (1PRFile) at 65 nm LP
Grenoble, France – June 20, 2011 -- Using the 1PRFile AURA generator leads to die cost decreased as much as 50% and to power consumption halved in comparison with alternative solutions!
1PRFile benchmark for a notebook application at 65 nm LP
Benchmark based on 18 1PRFile instances:
- Area: 45% gain
- Leakage: 60% less
- Dynamic Power: 20% less
- Support for Dynamic Voltage and Frequency Scaling: low voltage down to 0.9 V +/-10% for additional power savings
Look at the Presentation Sheet
Require an access to the online generator
About Dolphin Integration
Dolphin Integration is up to their charter as the most adaptive and lasting creator in the Microelectronics Design Industry to "enable mixed signal Systems-on-Chip". It stars a quality management stimulating reactivity for innovation as well as independence and partnerships with Foundries. Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components. The strategy is to follow product launches with evolutions addressing future needs, emphasizing resilience to noise and drastic reductions of power-consumption at SoC level, thanks to their own EDA solutions enabling Integration Hardware Modeling (IHM) and Application Hardware Modeling (AHM) as well as early Power and Noise assessment, plus engineering assistance for Risk Control.
For more information about Dolphin, visit: www.dolphin.fr/ragtime
|
Dolphin Semiconductor Hot IP
Related News
- Dolphin Integration launches a 65 nm compiler for Dual Port Register Files reaching the highest density
- Dolphin Integration introduces new Dual Port memory compilers in TSMC 40 nm
- The SpRAM PLUTON is a breeze from Dolphin Integration cooling up to 100 times leakage beyond stand-by modes at 180 nm
- Disruption in library offering for the 90 nm LP process with Dolphin Integration's new generation of High Density Standard Cells
- Dolphin Integration announce availability of their 6-Track Standard Cell Library SESAME HD for the 65 nm LP process
Breaking News
- PQSecure Partners with Menta SAS to Demonstrate Leakage-Resistant PQC IPs on eFPGA Fabric
- VESA Releases Compliance Test Specification Model for DisplayPort Automotive Extensions Standard
- Imagination Announces E-Series: A New Era of On-Device AI and Graphics
- Kyocera Licenses Quadric's Chimera GPNPU AI Processor IP
- MIPI C-PHY v3.0 Adds New Encoding Option to Support Next Generation of Image Sensor Applications
Most Popular
- Numem Appoints Former Intel Executives to Leadership Team
- MIPI C-PHY v3.0 Adds New Encoding Option to Support Next Generation of Image Sensor Applications
- Agile Analog appoints CEO to drive growth
- Axiomise Featured Gold Sponsor at RISC-V Summit Europe Next Week in Paris
- Cadence Accelerates Physical AI Applications with Tensilica NeuroEdge 130 AI Co-Processor
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |