User View: Low Power Challenges at 40nm and Below
Low power design is hard enough at 65nm and above, and it poses additional challenges at 40nm and below, according to Alex Kuo, department manager at SoC design firm Global Unichip Corp. As noted in another Cadence Community blog post by Qi Wang, Kuo offered a presentation on low-power design at the Cadence booth at the Design Automation Conference (DAC). Separately, I interviewed Kuo at DAC, and what follows are excerpts from a conversation that included such topics as IP integration, power estimation, power network design, dynamic voltage and frequency scaling, and the use of the Common Power Format (CPF).
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
_Cadence - Industry Insights Blog Hot IP
Related News
- Faraday Unveils Complete Imaging and Display High-Speed Interface IP Set on UMC 28nm and 40nm Processes
- Daiteq Selected as the First ESA NOEL-V User
- CEVA Enhances the User Experience and Extends the Use Cases for TWS Earbuds and Hearables with New MotionEngine Hear Sensor Fusion Software
- New Moortec Webinar - Addressing the Challenges of Hyper-scaling within Data Centers with Advanced Node Embedded Sensing Fabrics
- Global Top 10 IC Designers' 2019 Revenues Drop by 4.1% YoY, as Industry Growth to Face Challenges from COVID-19 Pandemic in 2020, Says TrendForce
Breaking News
- eInfochips Wins Design Services Company of the Year Award from IESA
- Samsung Foundry Certifies Analog FastSPICE Platform from Siemens for Early Design Starts on 3nm GAA Process Technology
- Silvaco Acquires Physical Verification Solution Provider POLYTEDA CLOUD LLC
- Arasan announces its Total eMMC IP solution for TSMC 22nm process
- MediaTek Launches 6nm Dimensity 1200 Flagship 5G SoC with Unrivaled AI and Multimedia for Powerful 5G Experiences
Most Popular
- Cadence to Acquire NUMECA to Expand System Analysis Capabilities with Computational Fluid Dynamics
- Arasan announces its Total eMMC IP solution for TSMC 22nm process
- Dual Mode Bluetooth v5.2 SW Link Layer, Protocol Stack SW, Profiles licensed for ultra-low power 22nm True Wireless (TWS) Earbuds SoC
- Industry R&D Spending To Rise 4% After Hitting Record in 2020
- Silvaco Acquires Physical Verification Solution Provider POLYTEDA CLOUD LLC