English
Intel SoCs aided by interconnect, IP library
Peter Clarke, EETimes
7/26/2011 7:04 AM EDT
LONDON – Intel now has the tools in place – in particular an on-chip interconnect fabric, an extensive IP library and software – to make a success of its system-on-chip engineering effort, according to Bill Leszinske, general manager of technical planning and business development at Intel's Atom processor SoC development group.
Intel has been striving to break out of the computer sector for many years and its system-on-chip engineering group is a key part of that effort.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related News
- CEVA Joins Intel Foundry Services Accelerator IP Alliance Program to Empower Cutting-Edge SoCs
- Rambus Joins the Intel Foundry Services (IFS) Accelerator IP Alliance to Enable State-of-the-Art SoCs
- PLDA Announces Robust Verification Toolset, Increasing Design Accuracy and Reducing Time-to-Production for Next Generation SoCs with CXL, PCIe 6.0 or Gen-Z Interconnect
- Arteris IP FlexNoC Interconnect Licensed by Picocom for 5G New Radio Infrastructure Baseband SoCs
- Horizon Robotics Licenses NetSpeed Interconnect IP for AI SoCs
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process