Immortalis-G715, GPU providing ultimate mobile gaming experiences
ANSYS & Apache Receive Early Termination of Hart-Scott-Rodino Waiting Period for Proposed Merger
PITTSBURGH, PA – July 26, 2011 - ANSYS, Inc. (NASDAQ: ANSS) today announced that the U.S. Department of Justice and Federal Trade Commission have issued early termination of the Hart-Scott-Rodino (HSR) waiting period for ANSYS’ proposed acquisition of Apache Design Solutions, Inc. ANSYS currently expects to close the acquisition in the third quarter of 2011.
As previously announced, ANSYS and Apache have entered into a definitive merger agreement in which ANSYS will acquire Apache for a purchase price of approximately $310 million in cash. Consummation of the transaction remains subject to customary closing conditions.
About ANSYS, Inc.
ANSYS, Inc., founded in 1970, develops and globally markets engineering simulation software and technologies widely used by engineers, designers, researchers and students across a broad spectrum of industries and academia. The company focuses on the development of open and flexible solutions that enable users to analyze designs directly on the desktop, providing a common platform for fast, efficient and cost-conscious product development, from design concept to final-stage testing and validation. The company and its global network of channel partners provide sales, support and training for customers. Headquartered in Canonsburg, Pennsylvania, U.S.A., with more than 60 strategic sales locations throughout the world, ANSYS, Inc. and its subsidiaries employ more than 1,750 people and distribute ANSYS products through a network of channel partners in 40+ countries. Visit www.ansys.com for more information.
About Apache Design Solutions, Inc.
Apache Design Solutions, Inc., is the leading provider of innovative power analysis and optimization software solutions that enable the design of power-efficient, high-performance, noise-immune integrated circuits, or ICs, and electronic systems. Its solutions consist of a suite of software tools and methodologies that enable design engineers to reduce power consumption, ensure reliable delivery of power to ICs and electronic system components, and mitigate power-induced signal interference, or noise. Headquartered in San Jose, California, with locations throughout the world, Apache and its subsidiaries employ approximately 275 people. Visit http://www.apache-da.com for more information.
|
Related News
- Zoran Corporation Announces Expiration of Hart-Scott-Rodino Waiting Period for Proposed Merger With Microtune, Inc.
- Verisity and Axis Announce Early Termination of Hart-Scott-Rodino Waiting Period and Date of California Fairness Hearing
- Synopsys and Virage Logic Announce Expiration of Hart-Scott-Rodino Waiting Period for Proposed Acquisition
- On2 Announces Early Termination of HSR Waiting Period in Connection with Proposed Acquisition of On2 by Google
- Synopsys, Inc. Announces Expiration of Hart-Scott-Rodino Waiting Period for Proposed Acquisition of inSilicon Corporation
Breaking News
- Sondrel appoints Gareth Jones as VP ASIC
- Accenture Completes Acquisition of XtremeEDA to Expand Silicon Design Capabilities in Canada and US
- Xiphera's first financing round successfully completed
- Breker Verification Systems Joins RISC-V International as a Strategic Member to Drive Cache Coherency and SoC Integration Verification Methodologies
- 2022 a Focus for 12-inch Capacity Expansion, 20% Annual Growth Expected in Mature Process Capacity, Says TrendForce
Most Popular
- Weebit Nano tapes out ReRAM demo chip to SkyWater foundry
- Intel Foundry Services Forms Alliance to Enable Design in the Cloud
- Samsung Begins Chip Production Using 3nm Process Technology With GAA Architecture
- Synopsys and Arm Strengthen Partnership to Advance Next-Gen Mobile SoCs for Arm's Total Compute Solutions
- SiFive Expands Global Operations, Opens UK R&D Center in Cambridge
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |