NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
Comsis dramatically improves the QoS of WiFi networks
July 28, 2011 - Comsis has just announced the completion of a new medium access method which dramatically improves the Quality of Service (QoS) of WiFi networks. This achievement was made possible by implementing an innovative MAC procedure in an IEEE802.11n-compliant access point. The complete design is hosted in a 3x3 MimoKit prototyping platform.
This medium access protocol is based on a joint development made by France Telecom and Comsis. This patented concept offers a better use of the bandwidth by dramatically reducing the number of collisions. It also highly reduces the variance of the delays required to access the communication medium, namely access time-jitter. In fact, the potential high variance in time-jitter represents the main issue in current WiFi circuits, which hinders the QoS for video streaming in particular. No existing standard WiFi solution has implemented such a MAC feature before.
Another important characteristic of this unique feature is that it is fully interoperable with the existing WiFi requirements. Although the best performance improvement is observed when all the network participants are equipped with this new MAC feature, a significant benefit already exists when only one such QoS-enhanced host is present.
For more information on how Comsis can help improve the QoS of your device and network, please contact sales@comsis.fr
|
Related News
- Rambus Unveils Binary Pixel Technology that Dramatically Improves Photo Quality in Mobile Devices
- Certess Certitude Improves Verification Strategy at Juniper Networks
- Xignal Technologies sets world record for jitter performance in 10-Gigabit technology : New 10 Gb/s CMOS Transceiver Improves Data Transmission Performance in Local, Metro and Wide-Area Networks
- Wi-Fi 7 (802.11be) RF Transceiver IP Core Ready for High Speed Wireless Connectivity Applications
- Alphawave Semi Delivers Foundational AI Platform IP for Scale-Up and Scale-Out Networks
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |