Sarnoff launches IP core strategy for ICs in TV, digital video
Sarnoff launches IP core strategy for ICs in TV, digital video
By Semiconductor Business News
March 12, 2002 (3:05 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020312S0056
SAN FRANCISCO -- New Jersey-based Sarnoff Corp. today announced a new silicon core strategy to offer intellectual property (IP) design blocks for integrated circuits in TV and digital video applications. The IP core series includes a "smarter" MPEG function, which the company says improves pictures and reduces storage requirements. The IP cores are being made available for licensing to IC makers and consumer electronics, said Sarnoff, which introduced the series and strategy at the Embedded Systems Conference in San Francisco. The IP series covers digital TV and cable demodulation circuits, communication cores, and mixed-signal IP. "We've packaged our video and semiconductor experience into high-performance silicon IP that's easy to implement," said Frank Pantuso, senior vice president at the Princeton, N.J.-based company. "Our IP lets designers and manufacturers launch the MPEG-1, 2, and 4 video products the market wants without wasting ti me and resources developing a specialized technology base in-house." The cores support standard television (North America's NTSC and Europe's PAL formats) and high-definition TV standards, Sarnoff said.
Related News
- Russian SoC Leader MRI Progress Licenses Virage Logic's ARC(R) Video 401V Subsystem for Digital TV Applications
- MosChip Launches System-on-a-Chip (SoC) Processor for Digital Content Management in Camcorders, DVRs, Blu-Ray Disc Recorders, Video Editors and other AV Storage Devices
- NextWave Wireless's ARC-Based Mobile Digital TV Solutions Provide Consumers Ubiquitous Video Access
- Texas Instruments Launches New Development Platform for DaVinci Technology to Speed Development of Digital Video Products
- VXIS Adopts Configurable ARC Video Subsystem For Portable Digital TV Applications
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |