Low Latency & size Interlaken core for ASIC or FPGA, up to 1,000Gbps, 32 lanes, 112G/lane
Leakage divided by more than 250 at 180 nm eLL with Dolphin Integration Panoply of memory and standard cells
Meylan, France – August 26, 2011. As electronic intelligence is pervading battery-powered consumer and industrial devices, their Systems On Chip must come up with more complex features - while limiting the impact on power consumption and die cost.
Such power sensitive applications must rely on architectures of Silicon IPs which enable:
- The best combination of logic density and power consumption
- Islets with diverse low power modes: multi voltage, retention, extinction
- Capability for efficient operation at ultra low voltage
Dolphin Integration is the unique provider to address all of such challenges at the architectural level with the launch of a complete Panoply of Memories and Standard Cells for the new 180 nm eLL process at TSMC.
Dolphin Integration's Panoply is a comprehensive set of silicon IPs for low power and Dual Voltage
- Single Port RAM generator
- Standard Cell library of the celebrated Reduced Cell Stem flavor
- Metal programmable ROM generator
- Efficient Power Regulators
Benchmark results of Dolphin SpRAM versus Standard SpRAM at 180 nm

- 5% denser
- Twice less leaky in G process, 250 times less leaky in eLL process!
- 3 times less dynamic power in G and eLL process!
- Support for low voltage down to 1.2 V for additional power savings
For building ultra low power islets at 180 nm eLL
- Low voltage operation enabled down to 1.2 V
- Low Power cells for power gating and state retention of logic blocks
- Embedded power switches for partial or complete shut down of memory blocks
- UPF/CPF compatibility
For right-on-first-pass silicon
- TSMC 9000 qualification
- Design methodology ensuring functionality at low voltage
Ask for more information on product performances and key features, please click here
About Dolphin Integration
Dolphin Integration is up to their charter as the most adaptive creator in the Microelectronics Design Industry to "enable mixed signal Systems-on-Chip". It stars a quality management stimulating reactivity for innovation and foundry parnerships. Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components, resilient to noise and drastic for low power-consumption, together with engineering assistance and product evolutions customized to their needs.
For more information about Dolphin, visit: www.dolphin.fr/sesame
|
Dolphin Design Hot IP
Retention Alternative Regulator, combines high efficiency in normal mode and ult ...
Low frequency XTAL oscillator optimized for low power
Capacitor-less 106 dB dynamic range ADC with low power mode and ultra low latenc ...
Always-on Voice Activity Detection interfacing with analog microphones.
Ultra-low power always-ready MCU sub-system architecture
Related News
- Proven on silicon: A Panoply of Memories and Standard Cells of Dolphin Integration to divide dynamic power by 5 at 180 nm!
- Dolphin Integration Announces a complete Panoply of Memories and Standard Cells, which uniquely offer Dual Voltage capability for the 180 nm process
- Dolphin Integration announce the availability of their Reusable Power Kit Library at TSMC 180 nm eLL
- Ultra high density standard cell library SESAME uHD-BTF to enrich Dolphin Integration's panoply at TSMC 90 nm eF and uLL
- Dolphin Integration announce the availability of new ROM TITAN and ultra low leakage standard cell library SESAME BIV at TSMC 55 nm LP eFlash
Breaking News
- eInfochips Wins Design Services Company of the Year Award from IESA
- Samsung Foundry Certifies Analog FastSPICE Platform from Siemens for Early Design Starts on 3nm GAA Process Technology
- Silvaco Acquires Physical Verification Solution Provider POLYTEDA CLOUD LLC
- Arasan announces its Total eMMC IP solution for TSMC 22nm process
- MediaTek Launches 6nm Dimensity 1200 Flagship 5G SoC with Unrivaled AI and Multimedia for Powerful 5G Experiences
Most Popular
- Cadence to Acquire NUMECA to Expand System Analysis Capabilities with Computational Fluid Dynamics
- Arasan announces its Total eMMC IP solution for TSMC 22nm process
- Dual Mode Bluetooth v5.2 SW Link Layer, Protocol Stack SW, Profiles licensed for ultra-low power 22nm True Wireless (TWS) Earbuds SoC
- Industry R&D Spending To Rise 4% After Hitting Record in 2020
- Silvaco Acquires Physical Verification Solution Provider POLYTEDA CLOUD LLC
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |