Upcoming Xilinx FPGA shows 3-D IC progress
Rick Merritt, EETimes
9/8/2011 8:17 AM EDT
TAIPEI – Xilinx will sample this fall an FPGA that packs two million logic cells thanks to use of an emerging stacked silicon interconnect. The chip shows progress in so-called 2.5-generation silicon interposer techniques, but Xilinx and others cautioned many challenges are still ahead for making full 3-D stacks using through silicon vias (TSVs).
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Xilinx, Inc. Hot IP
Related News
- Xilinx and TSMC Reach Volume Production on all 28nm CoWoS-based All Programmable 3D IC Families
- Intel Technology and Manufacturing Day in China Showcases 10 nm Updates, FPGA Progress and Industry's First 64-Layer 3D NAND for Data Center
- GloFo Shows Progress in 3D Stacks
- Xilinx Ships World's First Heterogeneous 3D FPGA
- 3-D FPGAs enable silicon convergence
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation