Upcoming Xilinx FPGA shows 3-D IC progress
Rick Merritt, EETimes
9/8/2011 8:17 AM EDT
TAIPEI – Xilinx will sample this fall an FPGA that packs two million logic cells thanks to use of an emerging stacked silicon interconnect. The chip shows progress in so-called 2.5-generation silicon interposer techniques, but Xilinx and others cautioned many challenges are still ahead for making full 3-D stacks using through silicon vias (TSVs).
E-mail This Article | Printer-Friendly Page |
|
Xilinx, Inc. Hot IP
Related News
- Xilinx and TSMC Reach Volume Production on all 28nm CoWoS-based All Programmable 3D IC Families
- Intel Technology and Manufacturing Day in China Showcases 10 nm Updates, FPGA Progress and Industry's First 64-Layer 3D NAND for Data Center
- GloFo Shows Progress in 3D Stacks
- Xilinx Ships World's First Heterogeneous 3D FPGA
- 3-D FPGAs enable silicon convergence
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing