Dolphin Integration launches a 65 nm compiler for Dual Port Register Files reaching the highest density
Grenoble, France and Netanya, Israel – September 12, 2011. The ERIS architecture for Dual Port Register File compiler, already available in 130 nm, is now adapted to the 65 nm and its shrunk version at 55 nm. Specifically suited for mainstream applications ranging from embedded microcontrollers to high-density consumer and portable devices, the ERIS generator is cost-optimized. It meanwhile provides the smallest power consumption, leaving far behind the competing generators currently available.
As an example, one instance of 416 bits achieves a power consumption as low as 2.83 uW for a density of 0.0052 mm2 in 65 nm.
Such performances are due to its unique architecture optimizing the periphery area for outstanding area gain.
About the benefits of DpRFile ERIS compiler in 65 nm LP
- Reduced die cost
- Up to 25% denser than traditional memory register!
- Routing allowed upwards from Metal 3
- The smallest power consumption
- Up to 40% less power (for both dynamic and leakage consumption) than traditional memory register
- Low Voltage operation down to 0.81 V for additional savings
- The easiest integration in your SoC
- All the flexibility of 2 independent read and 2 independent write ports (2R/2W)
- Library of synthesizable models through StorageWare ™ for facilitating the selection and integration of synthesizable and generatable storage blocks
- Speed up to 600 Mhz in worst case
For more information, feel free to download DpRFile ERIS presentation sheet or to contact Elsa BERNARD-MOULIN: ragtime@dolphin-ip.com
About Dolphin Integration
Dolphin Integration is up to their charter as the most adaptive creator in the Microelectronics Design Industry to "enable mixed signal Systems-on-Chip". It stars a quality management stimulating reactivity for innovation and foundry independence. Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components, resilient to noise and drastic for low power-consumption, together with engineering assistance and product evolutions customized to their needs.
For more information about Dolphin, visit: www.dolphin.fr/ragtime
|
Dolphin Design Hot IP
Related News
- Dolphin Integration announces a density record for Dual Port Register Files saving up to 30% of area
- Dolphin Integration introduces new Dual Port memory compilers in TSMC 40 nm
- Dolphin Integration announces breaking density records with the AURA Single Port memory registers (1PRFile) at 65 nm LP
- Dolphin Integration offers the highest performances for an audio CODEC of the Xenon family: up to 106 dB of SNR at 65 nm.
- Dolphin Integration introduces a new Panoply of Silicon IPs for reducing the 65 nm silicon area up to 10%
Breaking News
- Cadence Announces Most Comprehensive True Hybrid Cloud Solution to Provide Seamless Data Access and Management
- Dolphin Design expands GoAsic partnership to enhance the semiconductor Industry's Supply Chain
- Cadence Collaborates with MemVerge to Increase Resiliency and Cost-Optimization of Long-Running High-Memory EDA Jobs on AWS Spot Instances
- M31 Successfully Validates 5nm IP Solution to Empower Global AI Applications
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
Most Popular
- Rivos Raises More Than $250M Targeting Data Analytics and Generative AI Markets
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- CMC Microsystems and AIoT Canada Sign Memorandum of Understanding to support IoT and semiconductor ecosystem growth in Canada
- Microchip Technology Acquires Neuronix AI Labs
E-mail This Article | Printer-Friendly Page |