Mentor Graphics Adds User Defined Fault Models and Cell-Aware ATPG to Improve IC Test Quality
INTERNATIONAL TEST CONFERENCE, Anaheim, Calif., September 19, 2011-Mentor Graphics Corporation (NASDAQ: MENT) today announced new capabilities in the Tessent® TestKompress® and the Tessent FastScanT tools that enable higher defect coverage and lower defect per million (DPM) levels for quality-critical applications like military, medical, automotive, and many others. User defined fault models (UDFM) and a new cell-aware ATPG flow together allow customers to target subtle shorts and open defects internal to standard cells that are not adequately detected with the standard stuck-at or transition fault models.
"Cell-aware testing based on UDFM allows us to increase the quality of our manufacturing test by catching defects that would have gone undetected using conventional fault models," said Jeff Rearick, senior fellow at AMD. "Traditional fault models ensure that the periphery of standard cells and the interconnections between them are fully tested, but can miss some bridging or open defects internal to the cells. With the UDFM and cell-aware capabilities, TestKompress can generate patterns to specifically target these additional defects, giving us higher confidence in our production testing with minimal impact to test time. This takes us a big step closer to true zero defect quality control."
Cell-aware fault models are generated using a one-time cell library characterization flow, which uses the Calibre® extraction tools and the Mentor® Eldo® product for transistor level fault simulation. Once characterization has been performed, the cell internal fault models are automatically incorporated into TestKompress pattern generation using the new UDFM syntax. Cell library characterization is also available as a service from Mentor Consulting. Additionally, customers can use the UDFM capability to define any proprietary fault model that may be needed to improve quality levels for their specific process or application.
"As we move to more advanced process nodes, we see a variety of new failure modes that must be addressed by IC testing," said Steve Pateras, product marketing director at Mentor Graphics. "UDFM allows customers to adapt to these new faults without waiting for commercial fault model libraries to catch up. Mentor continues to push the envelope on automated IC testing with new technology to maintain the highest test quality while reducing test development effort and, more importantly, the production cost of testing."
About Mentor Graphics
Mentor Graphics Corporation (NASDAQ: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world's most successful electronic, semiconductor and systems companies. Established in 1981, the company reported revenues over the last 12 months of about $915 million. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.
|
Related News
- Open-Silicon Improves Test Quality with Mentor Graphics Tessent Cell-Aware Test
- Mentor Graphics Adds Memory Models to Create Industry's First Complete UVM SystemVerilog Verification IP Library
- Mentor Graphics Completes Test Chip with IC Implementation Flow for Common Platform 32/28nm Technology
- Mentor Graphics Acquires LogicVision; Unites BIST, ATPG and Test Pattern Compression Technologies
- UMC Qualifies Comprehensive Mentor Graphics Silicon Test Suite for its 65nm and 40nm IC Reference Flows
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |