Alvand Technologies Offers Analog Mixed-Signal IP in 28nm Process
Santa Clara, California -- October 05, 2011 -- Alvand Technologies a leading analog and mixed signal IP provider, today announced that it will be offering Analog Front End (AFE) IP for wireless (MIMO) applications in GLOBALFOUNDRIES' 28nm foundry process.
This announcement follows Alvand’s previously introduced MIMO AFE IP in 40LP process. This is Alvand’s fifth-generation MIMO AFE IP, having previously offered its IP in 130nm, 90nm, 65nm and 40nm process nodes. Alvand’s Wireless MIMO IP has been successfully integrated into multiple IC products by manufacturers worldwide across different foundries. MIMO AFE modules are widely integrated into SoCs that target high-bandwidth wireless applications, including Wi-Fi, Wi-MAX and LTE mobile phone transceivers.
Alvand’s highly integrated Wireless MIMO AFE IP includes two 12-bit ADC cores, two 12-bit DAC cores, one 10-bit auxiliary ADC, one 10-bit auxiliary DAC and a low-jitter PLL. The IP is designed for extremely low-power operation for companies developing next-generation devices for high-volume wireless applications. It has been successfully integrated into multiple IC products that have entered mass production at manufacturers worldwide.
Alvand is a member of the GLOBALSOLUTIONS™ program, an open and collaborative program to leverage the best IP, EDA, design services, mask making and assembly and test resources from around the world to deliver optimized solutions to the customers.
About Alvand Technologies, Inc.
Alvand Technologies is a leading analog IC design company that specializes in high-speed, low-power, and ultra small die area data converters (ADC/DAC) and Analog Front End (AFE) for a broad range of applications, such as wireless (LTE,Wi-MAX,Wi-Fi) systems, ultrasound and mobile TV. Alvand also provides full turnkey mixed-signal ASICs based on its high performance and low power IPs. For more information visit us at www.alvandtech.com
|
Related News
- Alvand Collaborates with GLOBALFOUNDRIES to Provide Analog Mixed-Signal IP for Wireless MIMO Applications
- Kandou Uses Cadence Analog/Mixed-Signal Timing and Power Signoff Tools to Deliver High-Speed SerDes PHY IP Design on 28nm Process
- Simplifying the Analog and Mixed-Signal IC Design Process
- UMC and Cadence Collaborate on Analog/Mixed-Signal Flow for 22ULP/ULL Process Technologies
- Cadence and UMC Collaborate on Certification of Analog/Mixed-Signal Flow for 28HPC+ Process
Breaking News
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
- TSMC Reports First Quarter EPS of NT$8.70
- Brisbane Silicon publishes DPTx 1.4 IP Core
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
Most Popular
- U.S. Subsidy for TSMC Has AI Chips, Tech Leadership in Sight
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- Silvaco Announces Expanded Partnership with Micron Technology
- OPENEDGES Unveils ENLIGHT Pro: A High-Performance NPU IP Quadrupling its Previous Generation's Performance
E-mail This Article | Printer-Friendly Page |