NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
Zero Latency for intoPIX FPGA-based JPEG2000 Encoder & Decoder IP-Cores
October 11, 2011 -- Louvain-la-Neuve, Belgium -- intoPIX will demonstrate its new FGPA-based JPEG2000 ultra-low latency codec on 12th-13th October at the CCW Expo in New York. Reaching an end-to-end latency lower than 10 milliseconds, the new FPGA IP-Cores address real-time communication and fast response interactive video applications where zero latency is crucial. intoPIX’ strong expertise in JPEG2000 and FPGA integration have resulted in optimizing the process delay down to less than one frame for a full encoding and decoding cycle, while maintaining the same compression efficiency. As of today, intoPIX offers the only JPEG 2000 implementation capable of achieving such performance.
"Broadcasting of live events, sharing vivid telepresence sessions and remotely controlling post-production tools and images are applications which require that perfect combination of visually lossless quality, professional workflow and highly responsive interactive manipulation. Yes, your live image matters, and we care!”, says Jean-Francois Nivart, CSO at intoPIX.
More info will be available at intoPIX booth 864 during CCW Expo 2011 in New York (12-13 October).
About intoPIX
intoPIX is a leading supplier of image compression technology to audiovisual equipment manufacturers. We are passionate about offering people a higher quality image experience. That’s why we’ve developed FPGA IP-cores and boards enabling high-end JPEG 2000 image compression while protecting the content with security and hardware enforcement layers. More information on our products, customers and company can be found on www.intopix.com.
|
intoPIX Hot IP
Related News
- intoPIX Launches new compact JPEG2000 Encoder and Decoder FPGA IP-cores at ISE 2013
- Orthogone and Napatech collaborate to deliver state-of-the-art, ultra-low latency FPGA-based SmartNIC platform for high-frequency trading applications
- Enyx launches an ultra-low latency development framework for building standardized, FPGA-based trading systems
- intoPIX announces new JPEG 2000 & security IP-cores optimized for the 28nm FPGAs
- intoPIX Showcases Ultra-low Latency Wireless Display Concept at CES Las Vegas 2023
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |