400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
Digital Media Professionals (DMP) Joins TSMC Soft IP Alliance
Tokyo, Japan – October 11th, 2011 – Digital Media Professional Inc. (DMP)(TOKYO:3652), a leading provider of 2D/3D graphics IP core, today announced that it has joined the TSMC Soft IP Alliance Program.
DMP graphics IP cores feature low-power, small footprint and high performance for embedded graphics applications in mobile, home, car, amusement and office.
“We’re pleased to join TSMC’s Soft IP Alliance Program to help accelerate our business both here and abroad,” said Tatsuo Yamamoto, President & CEO of DMP.
“Adding DMP gives our customers greater access to their products and enhances customers’ confidence in the quality of result via our IP assurance program,” said Suk Lee, TSMC Director of Design Infrastructure Marketing.
About DMP
Digital Media Professionals Inc. (DMP)(TOKYO:3652) is a world-class leader bringing 2D and 3D graphics solutions to market from Japan since its founding in 2002, and is currently developing graphics IP core based on DMP’s cutting edge 3D graphics technology DMP Maestro Technology.
For more about DMP, please visit our website: http://www.dmprof.com/english/
|
DMP Inc. Hot IP
Related News
- Digital Media Professionals Uses Cadence Palladium XP Verification Computing Platform and Hosted Design Solutions to Speed Time to Market
- Memoir Systems Joins TSMC Soft IP Alliance
- Arteris Joins TSMC Soft IP Alliance
- Chips&Media Joins TSMC's Soft-IP Alliance Program
- Sonics Joins TSMC's Soft IP Alliance Program
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |