Cadence halts sales of Cierto VCC co-design tool
Cadence halts sales of Cierto VCC co-design tool
By Michael Santarini, EE Times
March 25, 2002 (4:56 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020319S0025
SAN MATEO, Calif. Cadence Design Systems Inc. has halted sales of Cierto Virtual Component Co-design, its hardware/software co-design tool, through its regular sales channels and plans to release a new version that's easier to use later this year. The highly-touted product, introduced in January 2000, was said to allow designers to develop platform hardware and software at the system level, though was said to be difficult to use. The concept for Cierto VCC came from Cadence Berkeley Labs, and the version of the tool that is no longer being sold was developed at Cadence. Its difficulty for users required Cadence to bundle services with seats of the tool. Mike O'Reilly, director of marketing for System and Functional Verification at Cadence, said the company is going to revise the tool to make it more suitable to the mass market of design engineers, rather than a narrower aud ience of system architects. O'Reilly said the company plans to make the tool's system-level modeling features easier to use for hardware designers, and will revise its driver development utilities for software designers. Cadence will also allow the new version of the tool to run on up-and-coming system-level design languages, O'Reilly said, though he declined to say which ones. Open SystemC and Superlog are obvious candidates. In the meantime, Cadence will sell extra seats of the current version of Cierto VCC to current users and will offer it through its services division, though not through its regular sales channels, O'Reilly said. O'Reilly said the product has 20 customers and that Cadence has sold over 500 seats of the tool. Cierto VCC customers include Nokia, Ericsson, BMW, Motorola, Phillips and Texas Instruments.
Related News
- STMicroelectronics selects Cadence's Virtual Component Co-Design (VCC) <!-- verification -->
- Space Codesign Systems to Release Version 2.4
- New Integration Between SpaceStudio Hardware Software Co-design and European Space Agency’s TASTE Tool Set
- Toshiba announces co-design/co-verification platform for collaborative development of chip, package and PCB system
- Cochlear Limited Selects AMI Semiconductor to Co-Design and Manufacture Future Generation DSP Based System-on-Chip for Cochlear Implants
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |