Lattice Announces New Release of ispLEVER Classic Design Tool Suite
Improved Design Support for Ultra-Low Power ispMACH 4000ZE CPLDs and High Volume Mature Lattice Programmable Devices
HILLSBORO, OR, Oct 17, 2011 -- Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced the immediate availability of its ispLEVER(R) Classic version 1.5 design tool suite. This new Windows-based version is now available for download and licensing at no charge from the Lattice website, www.latticesemi.com/ispleverclassic. The comprehensive ispLEVER Classic 1.5 design software continues to support the ultra-low power ispMACH(R) 4000ZE CPLD family as well as all of Lattice's mature programmable devices, including GAL(R) and ispGAL(TM) Simple PLDs (SPLDs); ispLSI(R), MACH(R), ispMACH and ispXPLD(R) Complex PLDs (CPLDs); ORCA(TM), FPSC and ispXPGA(R) Field Programmable Gate Arrays (FPGAs); and ispGDX(R)/ispGDX2(TM) crosspoint devices.
Lattice's ispLEVER Classic 1.5 design software includes everything necessary to take a project from concept through to a programmed device and provides a powerful set of software tools for all design tasks, including project management, HDL design entry, module/IP integration, place and route, timing analysis, in-system logic analysis and much more. Tool reporting has been improved with version 1.5, to make it easier to interpret. The Windows 7 64-bit OS is also now fully supported. Lattice also works closely with industry leaders Synopsys and Aldec to provide superior HDL synthesis and simulation solutions, fully integrated into the ispLEVER Classic design flow.
"With release 1.5 of ispLEVER Classic, Lattice reaffirms its commitment to provide regular maintenance for our CPLD-based and high volume mature silicon products. Our ispLEVER Classic design software continues to be a complementary product to our Lattice Diamond(R) design environment, for which we continue to develop advanced system-on-chip design capabilities for our latest low power, low cost FPGAs," said Mike Kendrick, Lattice Director of Design Tools Marketing.
About Lattice Diamond Design Software
In addition to ispLEVER Classic, Lattice offers Lattice Diamond design software for use with its latest FPGA products. Lattice Diamond software incorporates an intuitive, modern GUI that enables several new concepts that help users quickly explore design alternatives to meet their cost, power and performance goals. Lattice Diamond software is provided for Windows and Linux platforms and can be downloaded from Lattice website www.latticesemi.com/latticediamond.
Pricing and Availability The ispLEVER Classic 1.5 design software suite is available now for download and licensing at no charge from the Lattice website, www.latticesemi.com/ispleverclassic.
About Lattice Semiconductor
Lattice is the source for innovative FPGA, PLD, programmable Power Management and Clock Management solutions. For more information, visit www.latticesemi.com.
|
Related News
- Lattice Announces New Release of ispLEVER Classic Design Tool Suite
- Lattice Announces Update to ispLEVER FPGA Design Tool Suite
- Lattice's ispLEVER 7.2 FPGA Design Tool Suite Continues to Elevate Designers' Productivity
- Lattice Announces ispLEVER 7.1 Service Pack 1 FPGA Design Tool Suite
- Lattice Announces ispLEVER 7.0 Service Pack 2 FPGA Design Tool Suite
Breaking News
- Cadence Announces Most Comprehensive True Hybrid Cloud Solution to Provide Seamless Data Access and Management
- Dolphin Design expands GoAsic partnership to enhance the semiconductor Industry's Supply Chain
- Cadence Collaborates with MemVerge to Increase Resiliency and Cost-Optimization of Long-Running High-Memory EDA Jobs on AWS Spot Instances
- M31 Successfully Validates 5nm IP Solution to Empower Global AI Applications
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
Most Popular
- Rivos Raises More Than $250M Targeting Data Analytics and Generative AI Markets
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- CMC Microsystems and AIoT Canada Sign Memorandum of Understanding to support IoT and semiconductor ecosystem growth in Canada
- Microchip Technology Acquires Neuronix AI Labs
E-mail This Article | Printer-Friendly Page |