Space Codesign Introduces the First Virtual Platform Technology Supporting Hardware/Software Codesign for FPGA Based on ARM Cortex-A9
SpaceStudio 2.2, the Electronic System Level (ESL) design tool, now includes support for dual ARM Cortex-A9 MPCore processor cores, enabling electronic design engineers to drive a shorter embedded systems design cycle and create higher performance efficient FPGAs.
Montreal, Quebec - November 1st, 2011 -- Space Codesign® Systems announced today the support for ARM-based FPGA design in its SpaceStudio™ 2.2 virtual platform technology. Pioneering hardware/software co-design technology enables electronic engineers to enjoy a higher level of abstraction and executable representation for embedded systems design in commercial multimedia applications. System architects and design engineers can now efficiently exploit the high performance ARM Cortex-A9 dual MPCore, and easily define which code can be moved from hardware to software using sophisticated hardware/software partitioning based on their needs.
SpaceStudio™ 2.2’s virtual platform technology features new libraries with the ARM Cortex-A9 dual MPCore processor and AMBA bus architecture that will be useful for the ESL design implementation of the upcoming Xilinx Zynq (Extensible Processing Platform) family. Tailored to system architects and software developers, SpaceStudio™ 2.2 will serve as a comprehensive Electronic System Level (ESL) tool that covers the early and middle System-On-Chip (SoC) design cycle. “The ARM Cortex-A9 processor has become an industry standard when powerful processing is needed from the ARM architecture,” said Guy Bois, Ph.D., P. Eng., and President of Space Codesign® Systems. “SpaceStudio 2.2 is there to assist engineers determine how to meet their specific performance requirements with the advanced functionality needed.”
From early software development to system simulation, validation, and prototyping, SpaceStudio™ can integrate with a wide variety of third party products and supports several industry standards and levels of design abstraction. A system architect and software developer can fully explore and analyze the impact of different implementation options on the performance of complex embedded systems and determine the best hardware/software partitioning using this ESL design platform.
SpaceStudio™ 2.2 was previewed at CMC Microsystems Annual Symposium this month and was received enthusiastically. The pre-release is available now to interested FPGA designers.
|
Related News
- New Integration Between SpaceStudio Hardware Software Co-design and European Space Agency’s TASTE Tool Set
- AceThought introduces multi-threaded software video decoder suite for ARM Cortex-A9 MPCore and Cortex-A15 MPCore multi-core processors
- Arm hardware and software ecosystems will converge at virtual Arm DevSummit, formerly known as Arm TechCon
- Faraday Launches SoReal! 2.0 Virtual Platform to Support Its FPGA Board for Early SoC Software Development
- Variscite Introduces the Smallest Freescale i.MX6 Quad Cortex-A9 System-on-Module in the Embedded Market
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
- Efinix Rolls Out Line of FPGAs to Accelerate and Adapt Automotive Designs and Applications
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |