EVE Unveils ZeBu-Blade2 Hardware-Assisted Verification Platform
First Emulator Based on 40nm Technology Cuts Costs and Development Time Like a Blade, Offers Unparalleled Speed for Hardware/Software Integration
SAN JOSE, CALIF. –– November 7, 2011 –– EVE, the leader in hardware/software co-verification, today unveiled its ZeBu-Blade2 hardware-assisted verification platform, the first member of the ZeBu emulation family based on Xilinx Virtex6-LX760 field programmable gate arrays (FPGAs).
ZeBu-Blade2 is the first emulator for application specific integrated circuits (ASICs) and systems on chip (SoCs) implemented in 40-nanometer (nm) technology. It offers design teams fast execution and attractive pricing for best-in-class hardware/software integration ahead of silicon availability.
“ZeBu-Blade2 slashes costs and development time like a blade,” notes Lauro Rizzatti, EVE-USA’s General Manager and Vice President of Marketing, who adds that it addresses designers’ needs for fast emulation capabilities at up to 40 megahertz (MHz). “ZeBu-Blade2 also provides the lowest cost of ownership through competitive pricing, low deployment and infrastructure costs, and the ability for more design iterations per day.”
Offered in two versions, populated with either five or with nine LX760 FPGAs with design capacity of 18- or 32-million ASIC gates, ZeBu-Blade2 is a single user emulator that can handle more than 70% of current ASIC designs, per usage surveys conducted by EVE. It can be deployed in co-emulation with hardware description language (HDL), C, C++, or SystemC-based cycle-level or transaction-level testbenches, or in emulation with synthesizable testbenches and in-circuit-emulation (ICE) driven by target systems. ZeBu-Blade2 features easy setup, fast compilation and fast execution speed in both transaction-based co-emulation and ICE.
ZeBu-Blade2 is supported by a comprehensive set of debugging capabilities including three types of probes –– static, flexible and dynamic –– for optimal analysis, fast waveform generation, interactive read and write access of any memory, and read/force/release of any register. The entire state of the design can be dumped and overwritten in few seconds. Save and restore, SystemVerilog assertions support, and monitors/checkers through fast transactors strengthen ZeBu-Blade2’s debugging features. When the emulated design is driven by a target hardware system through ZeBu-Blade2’s Direct-ICE interface, which includes 600 non-multiplexed and voltage programmable I/O pins, full-speed debugging can be performed using the built-in logic analyzer. Static and programmable triggering functions can be created using any register or signal in the design.
ZeBu-Blade2 compiles register transfer level (RTL) designs with up to 16 asynchronous primary clocks and unlimited derived clocks using clock-tree routing algorithms that prevent timing violations. The software generates compiled FPGA bitstreams from RTL code in three hours or less using small PC farms.
As with the entire ZeBu family, ZeBu-Blade2 is assisted by a large verification intellectual property (VIP) catalog of memory models, fast hardware transactors for popular protocols, and speed-rate adapters. Custom transactors can be created through EVE’s ZEMI-3, a unique SystemVerilog behavioral compiler based on the DPI-C standard compatible with SCEMI 2.0.
As with all previous ZeBu generations, ZeBu-Blade2 is offered in two configurations: Hardware Development Platforms (HDP) and Software Development Platforms (SDP) to trade off hardware debugging capabilities, not necessary when validating embedded software, at half the cost.
Housed in a desktop chassis, with PC-like power consumption, ZeBu-Blade2 is available immediately and includes its zFAST, fast synthesis, and a set of ZeBu transactors. Pricing is available upon request
ZeBu-Blade2 will be demonstrated publicly for the first time at EDSFair November 16-18 in Yokohama, Japan.
About EVE
EVE is the worldwide leader in hardware/software co-verification solutions, offering fast transaction-based co-emulation and in-circuit emulation, with installations at five of the top six semiconductor companies. EVE products shorten the overall verification cycle of complex integrated circuits and electronic systems designs. Its products can be integrated with transaction-level ESL tools and software debuggers, target hardware systems, as well as Verilog, SystemVerilog and VHDL simulators. EVE is a member of OCP-IP and ARM, Mentor Graphics, Real Intent, Springsoft and Synopsys Partner programs.
|
Related News
- EVE's Hardware-Assisted Verification Platform Accelerates Embedded Software Development for Texas Instruments' OMAP 5 Platform
- EVE's ZeBu Hardware-Assisted Verification Platform Used by Konica Minolta to Implement SystemVerilog Assertions
- EVE, Xena Networks Link Hardware-Assisted Verification Platform with Ethernet Testing Solution
- EVE Introduces Next-Generation Hardware-Assisted Verification Platform Series
- EVE Adds Support for TLM-2.0 to ZeBu Hardware-Assisted Verification Platforms
Breaking News
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PiMCHIP Deploys Ceva Sensor Hub DSP in New Edge AI SoC
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
Most Popular
- DENSO and U.S. Startup Quadric Sign Development License Agreement for AI Semiconductor (NPU)
- Xiphera and Crypto Quantique Announce Partnership for Quantum-Resilient Hardware Trust Engines
- Arm's power play will backfire
- Alchip Announces Successful 2nm Test Chip Tapeout
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs
E-mail This Article | Printer-Friendly Page |